FPGA Intern: RTL/HW Design for Space Systems

Astranis Space Technologies Corp.

San Francisco (CA)

On-site

USD 33,000 - 47,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Astranis Space Technologies Corp. in San Francisco, CA, is offering an FPGA Intern (Summer 2027) role. This hourly internship is for students currently enrolled in a four-year university.

You will work on RTL development for FPGA applications, interfacing FPGAs with peripherals, and testing RTL in hardware alongside electrical and software engineers. The program emphasizes hands-on design, multiple FPGA toolchains, and collaboration in a fast-paced hardware environment.

Qualifications

  • Pursuing a B.S. or M.S. in electrical engineering, computer science, or computer engineering.
  • Experience designing, implementing, and testing high throughput FPGA systems.
  • Proficiency with Verilog/SystemVerilog for synthesis.
  • US Citizenship or Green Card required.
  • Hands-on hardware development in fast-paced environments.

Responsibilities

  • RTL Development for FPGA targeted applications.
  • Work with multiple FPGAs and toolchains.
  • Interface FPGAs with a variety of peripherals including high speed data converters, memories, MCUs.
  • Write software to interface and test RTL in hardware.
  • Collaborate closely with electrical and software engineers.

Skills

RTL Development
Verilog
SystemVerilog
FPGAs
C/C++

Education

Pursuing BS/MS in electrical engineering, computer science, or computer engineering

Tools

Xilinx FPGAs
Vivado
TCL
UVM

Job description

Astranis Space Technologies Corp. in San Francisco, CA, is offering an FPGA Intern (Summer 2027) role. This hourly internship is for students currently enrolled in a four-year university.

You will work on RTL development for FPGA applications, interfacing FPGAs with peripherals, and testing RTL in hardware alongside electrical and software engineers. The program emphasizes hands-on design, multiple FPGA toolchains, and collaboration in a fast-paced hardware environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FPGA Intern: RTL & Space Hardware Challenge
FPGA Intern: RTL & Space Hardware Challenge

Astranis Space Technologies Corp. • San Francisco (CA)

On-site
USD 34,000 - 45,000
Space FPGA RTL Intern — Summer 2027
Space FPGA RTL Intern — Summer 2027

Astranis Space Technologies • San Francisco (CA)

On-site
USD 33,000 - 47,000
Base pay: $29/hour
FPGA Hardware Intern: Space-Systems Challenge
FPGA Hardware Intern: Space-Systems Challenge

Astranis Space Technologies • San Francisco (CA)

On-site
USD 33,000 - 47,000
FPGA Hardware Engineer — RTL & Space Systems
FPGA Hardware Engineer — RTL & Space Systems

Astranis Space Technologies Corp. • San Francisco (CA)

On-site
USD 90,000 - 110,000
Space FPGA RTL Engineer - Associate (Summer 2027)
Space FPGA RTL Engineer - Associate (Summer 2027)

Astranis Space Technologies • San Francisco (CA)

On-site
USD 78,000 - 97,000
Space Hardware FPGA Associate – RTL & High-Throughput Design
Space Hardware FPGA Associate – RTL & High-Throughput Design

Astranis Space Technologies Corp. • San Francisco (CA)

On-site
USD 74,000 - 101,000
Space FPGA Associate: RTL & High-Speed Hardware
Space FPGA Associate: RTL & High-Speed Hardware

Astranis • San Francisco (CA)

On-site
USD 78,000 - 97,000
FPGA Associate - Space Hardware (Winter 2027)
FPGA Associate - Space Hardware (Winter 2027)

Astranis Space Technologies • San Francisco (CA)

On-site
USD 74,000 - 101,000
Senior FPGA Engineer – Spacecraft RTL & High-Speed
Senior FPGA Engineer – Spacecraft RTL & High-Speed

Astranis Space Technologies Corp. • San Francisco (CA)

On-site
USD 175,000 - 240,000
Space FPGA Engineer: RTL/Verilog for High Reliability
Space FPGA Engineer: RTL/Verilog for High Reliability

Astranis Space Technologies • San Francisco (CA)

On-site
USD 140,000 - 205,000
Equity options
Company-subsidized healthcare
401(k) retirement planning
+2