FPGA & DSP Systems Engineer - TS/SCI Clearance

Wyetechllc

Maryland

On-site

USD 140,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

SEP IRA 20%
200 hours PTO
Medical + HSA
Vision and Dental
Life and AD&D
Short and Long-Term Disability
Hospital Indemnity, Accident, and Ill.
Identity Theft Protection
Referral bonus up to $10,000
Mobility between contracts
Team events
Two branded clothing orders annually

Job summary

Wyetech, LLC is seeking a senior HW/SW Design Engineer to design, develop, test FPGA hardware and software processing components for RF subsystems. You will lead DSP algorithm implementation in FPGA, bridge FPGA with Linux software, and document integration efforts.

Responsibilities span FPGA RTL development, timing closure, DSP integration, and system-level software collaboration to deliver complete subsystems for federal government customers. TS/SCI clearance is required.

Qualifications

  • Bachelor's degree plus 8 years of relevant experience or equivalent.
  • Strong FPGA coding experience and DSP implementation for code base integration.
  • Experience in Digital Signal Processing theory and application, Linux, C/C++.
  • Vivado experience; Epiq Solution PDK preferred.

Responsibilities

  • Lead technical design efforts for FPGA RTL development and timing closure.
  • Implement DSP algorithms in FPGA and integrate with software stack.
  • Bridge FPGA code with existing Linux code bases and system-level software.
  • Document hardware/software integration efforts.

Skills

FPGA development
DSP theory
C/C++ programming
Linux

Education

Bachelor's degree

Tools

Vivado
EPiQ Solution PDK

Job description

Wyetech, LLC is seeking a senior HW/SW Design Engineer to design, develop, test FPGA hardware and software processing components for RF subsystems. You will lead DSP algorithm implementation in FPGA, bridge FPGA with Linux software, and document integration efforts.

Responsibilities span FPGA RTL development, timing closure, DSP integration, and system-level software collaboration to deliver complete subsystems for federal government customers. TS/SCI clearance is required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA/DSP HW-SW Engineer (TS/SCI)
Senior FPGA/DSP HW-SW Engineer (TS/SCI)

Wyetech, LLC • Maryland

On-site
20% SEP IRA contribution
Up to 200 hours PTO annually
Medical, Vision, Dental, Life & AD&D
+4
Senior FPGA/DSP Engineer for RF Subsystems (TS/SCI)
Senior FPGA/DSP Engineer for RF Subsystems (TS/SCI)

Wyetech • Maryland

On-site
SEP IRA 20%
PTO 200 hours
Medical plan options
+4
Senior FPGA DSP Engineer - HW/SW CoDesign TS/SCI
Senior FPGA DSP Engineer - HW/SW CoDesign TS/SCI

Que Technology Group • Maryland

On-site
USD 140,000 - 190,000
Company Medical/Dental/Vision plans –
Vacation / Personal days 25 days
Paid Federal Holidays – 11 days
+4
Hardware/Software Design Engineer 3
Hardware/Software Design Engineer 3

Wyetech, LLC • Maryland

On-site
20% SEP IRA contribution
Up to 200 hours PTO annually
Medical, Vision, Dental, Life & AD&D
+4
Hardware/Software Design Engineer 3
Hardware/Software Design Engineer 3

Wyetechllc • Maryland

On-site
USD 140,000 - 190,000
SEP IRA 20%
200 hours PTO
Medical + HSA
+9
Hardware/Software Design Engineer 3
Hardware/Software Design Engineer 3

Wyetech • Maryland

On-site
SEP IRA 20%
PTO 200 hours
Medical plan options
+4
Senior FPGA DSP/HW Design Engineer (TS/SCI)
Senior FPGA DSP/HW Design Engineer (TS/SCI)

Aperio Global • Fort Meade (MD)

On-site
USD 130,000 - 230,000
Health insurance
401k match
Life insurance
+3
Signals Software Engineer II — RF/DSP & Team Lead
Signals Software Engineer II — RF/DSP & Team Lead

Wyetechllc • Columbia (MD)

On-site
USD 100,000 - 130,000
20% SEP IRA contribution
Generous PTO plan
Voluntary benefit plans
+2
TS/SCI FPGA/DSP Hardware-Software Engineer
TS/SCI FPGA/DSP Hardware-Software Engineer

Constellation Technologies, Inc • Fort Meade (MD)

On-site
USD 125,000 - 230,000
Health insurance
HSA funded
Dental insurance
+7
Senior FPGA DSP Engineer – Hardware/Software Design
Senior FPGA DSP Engineer – Hardware/Software Design

Leidos • United States

On-site
USD 131,000 - 237,000
Paid Time Off
11 paid Holidays
401K with match
+3