FPGA-Driven Digital ASIC Prototyping Engineer

Ciena Corporation

Atlanta (GA)

On-site

USD 119,900 - 191,500

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Comprehensive benefits package
401(K) with company matching
Employee Stock Purchase Program
Paid sick leave
Vacation time

Job summary

A leading telecommunications technology firm based in Atlanta is seeking a Digital ASIC Prototyping Engineer. The successful candidate will be responsible for adapting ASIC designs onto FPGA platforms, conducting testing and debugging, as well as collaborating closely with a team of engineers. This role demands an electrical or computer engineering degree, strong skills in digital design synthesis and System Verilog, and effective communication abilities. Competitive compensation and a comprehensive benefits package are offered.

Qualifications

  • Experience with digital design synthesis and timing closure with major FPGA vendors' tools.
  • Ability to methodically solve complex technical problems in FPGA implementation.
  • Excellent written and oral communication skills.

Responsibilities

  • Adapt ASIC designs to FPGA prototyping platforms.
  • Produce implementation specification documents.
  • Conduct designer testing and debugging during prototyping.

Skills

Digital design synthesis
System Verilog
FPGA implementation
Technical problem-solving
Timing/power/area analysis
Organizational skills

Education

Electrical or Computer Engineering degree (BEng/BSc or MEng/MSc)

Tools

Jira
GIT
Python
C++

Job description

A leading telecommunications technology firm based in Atlanta is seeking a Digital ASIC Prototyping Engineer. The successful candidate will be responsible for adapting ASIC designs onto FPGA platforms, conducting testing and debugging, as well as collaborating closely with a team of engineers. This role demands an electrical or computer engineering degree, strong skills in digital design synthesis and System Verilog, and effective communication abilities. Competitive compensation and a comprehensive benefits package are offered.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Wireless FPGA/ASIC Prototyping Engineer
Wireless FPGA/ASIC Prototyping Engineer

Apple • San Francisco (CA)

On-site
USD 181,100 - 318,400
Comprehensive medical and dental coverage
Retirement benefits
Employee stock programs
+1
FPGA & ASIC Prototyping Applications Engineer
FPGA & ASIC Prototyping Applications Engineer

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 210,000
FPGA/ASIC Design Engineer — Aerospace Systems (Contract)
FPGA/ASIC Design Engineer — Aerospace Systems (Contract)

BCforward • Indianapolis (IN)

On-site
USD 82,656 - 89,544
Silicon Prototyping Engineer — FPGA & Hardware Prototyping
Silicon Prototyping Engineer — FPGA & Hardware Prototyping

Apple • Cupertino (CA)

On-site
USD 126,800 - 190,900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer - FPGA/RTL & Tapeout Readiness
ASIC Design Engineer - FPGA/RTL & Tapeout Readiness

Jobsbridge • San Jose (CA)

On-site
USD 100,000 - 130,000
Senior ASIC & FPGA Design Engineer
Senior ASIC & FPGA Design Engineer

Protingent • El Segundo (CA)

On-site
USD 158,000 - 186,000
Health insurance
401k plan
Paid time off (PTO)
+1
ASIC Design Engineer – Digital & Mixed-Signal (Onsite Atlanta)
ASIC Design Engineer – Digital & Mixed-Signal (Onsite Atlanta)

Falcomm • Atlanta (GA)

On-site
USD 90,000 - 120,000
Competitive Salary and Equity Package
Comprehensive Health, Dental, and Vision Insurance
401(k) Retirement Plan
+1
FPGA Prototyping Lead for SoC Innovation
FPGA Prototyping Lead for SoC Innovation

AMD • San Jose (CA)

On-site
USD 140,000 - 210,000
FPGA Prototyping Lead & Platform Architect
FPGA Prototyping Lead & Platform Architect

AMD • San Jose (CA)

On-site
USD 180,000 - 260,000
Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)
Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package