Formal Verification Engineer, Annapurna Labs

Annapurna Labs; Illinois; On-site; USD 140,000 - 190,000; Full time

Job summary

Annapurna Labs Ltd. in Illinois is seeking an L5 Formal Verification Engineer to own FV for blocks within Graviton or Nitro subsystems, from architecture to sign-off. You will mentor other engineers and help shape verification methodologies in a fast-paced AWS environment.

You will work with senior leaders, explore AI-enhanced verification flows, and collaborate with design teams to ensure provable RTL and robust silicon blocks.

Qualifications

• 5+ years of hands-on formal verification experience.
• Strong knowledge of SystemVerilog Assertions (SVA).
• Hands-on experience with industry formal tools.
• Owned formal closure on complex blocks.

Responsibilities

• Own formal verification of your blocks from architecture through sign-off.
• Write the formal plan and define what must be proven.
• Build formal environments covering FPV, sequential equivalence, connectivity, X-prop, security, and liveness.
• Solve convergence problems with abstraction, invariants, and decomposition.
• Report clearly what is proven, what is bounded, and what is still open.
• Work with design teams to define verification intent and improve design quality.
• Bring new techniques, including AI and agentic flows, into team flows.

Skills

Formal verification

SystemVerilog Assertions (SVA)

Hands-on verification experience

Mentoring

Formal closure

Education

Bachelor's degree in Electrical Engineering

Bachelor's degree in Electrical Engineering or Computer Science

Tools

Industry formal tools

Job description

Description

Annapurna Labs, part of AWS, designs the silicon behind AWS infrastructure, including AWS Graviton processors and the AWS Nitro System. What you prove here runs in millions of servers worldwide.

Annapurna Labs, part of AWS, designs the silicon behind AWS infrastructure, including AWS Graviton processors and the AWS Nitro System. What you prove here runs in millions of servers worldwide. Formal verification is everywhere in our projects. Each project has hundreds of formal environments, from small blocks with sophisticated data crunching or complex FSMs up to chip-fabric deadlock verification.

The Role

As an L5 Formal Verification Engineer, you'll own FV for blocks within a Graviton or Nitro subsystem, end to end from architecture to sign-off. You'll work with technical leads and serve as a mentor and knowledge source for other engineers.

Your Ideas Shape The Team

If a technique works, we adopt it, whoever proposed it. We're pushing AI and agentic flows into everyday verification work, and your ideas will decide how far it goes. Senior engineers on our team are co-inventors on formal verification patents.

What We Offer

• A role we count on: formal results drive sign-off decisions, and other teams plan around them
• Involvement from day one: FV engineers join at architecture, define what must be proven, and shape designs to be provable before RTL is written
• A real partnership with design: we define verification intent together
• A team where senior FV leaders work alongside early-career engineers who bring energy and fresh ideas. We like the work, and we like working together.

Key job responsibilities

• Own formal verification of your blocks from architecture through sign-off
• Write the formal plan and define what must be proven
• Build formal environments covering FPV, sequential equivalence, connectivity, X-prop, security, and liveness
• Solve convergence problems with abstraction, invariants, and decomposition
• Report clearly what is proven, what is bounded, and what is still open
• Work with design teams to define verification intent and improve design quality
• Bring new techniques, including AI and agentic flows, into team flows

Basic Qualifications

• Bachelor's degree in Electrical Engineering or a related field
• Bachelor's degree in Electrical Engineering, Computer Science, or a related field
• 5+ years of hands-on formal verification experience
• Strong knowledge of SystemVerilog Assertions (SVA)
• Hands-on experience with industry formal tools (any vendor)
• Owned formal closure on complex blocks

Preferred Qualifications

• Abstraction and complexity-reduction techniques
• Cover-based and semi-formal verification, and helper assertions
• Protocol knowledge: APB, AXI, CHI, networking related
• Experience or strong interest in applying AI to engineering work
• Experience mentoring other engineers

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

null

Company

Annapurna Labs Ltd.

Job ID: A10583059