Formal Verification Engineer

Apple Inc.

Cupertino (CA)

On-site

USD 180,000 - 260,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. Silicon Technologies group seeks a formal verification engineer to perform complete formal verification for CPU, Cellular and Connectivity IPs, Audio/Image processing IP, and related subsystems.

You will develop verification plans, prove properties, model security attacks, and collaborate with design teams to improve micro‑architectures while crafting reusable verification code and formal models for efficient validation.

Qualifications

  • A BS degree with at least 10 years of relevant silicon validation experience.
  • Hands-on experience with formal verification techniques and hardware verification is preferred.

Responsibilities

  • Work with Apple Silicon's Security Enclave team to develop a formal micro-architecture specification.
  • Develop comprehensive formal verification test plans including unique security requirement verification.
  • Prove properties of the design and identify design bugs; collaborate with design teams to improve micro-architecture.
  • Craft novel and creative solutions for modeling security attacks and proving robustness of complex designs.
  • Develop and implement reusable and optimized formal models and verification code bases.
  • Architect correct-by-construction design methodologies for improved verification efficiency.

Skills

Formal verification
SVA/PSL
Scripting languages
Interpersonal skills

Education

BS degree

Tools

EDA formal tools
Tool development experience

Job description

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next‑generation, high‑performance, power‑efficient processor, system‑on‑chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices.

Description

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP’s (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for:

  • Working with Apple Silicon's world‑class Security Enclave design engineers to develop a formal micro‑architecture specification
  • Developing comprehensive formal verification test plan that includes unique security requirement verification
  • Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro‑architecture
  • Crafting novel and creative solutions for modelling security attacks and proving robustness of complex design micro‑architectures
  • Developing and implementing reusable and optimized formal models and verification code base
  • Architecting correct‑by‑construction design methodologies for improved formal verification efficiency and productivity
Minimum Qualifications
  • A minimum of a BS degree and a minimum of 10 years of relevant industry experience in silicon validation software engineering or related field.
Preferred Qualifications
  • Hands on experience with VLSI and digital logic design and verification techniques or formal methods and their application to hardware, software, or systems
  • Interest in learning and becoming an expert in SoC, CPU, GPU, or Cellular designs
  • Detail oriented approach and desire to overcome challenges is required.
  • Formal Method or Formal Verification technologies knowledge is a plus.
  • Knowledge and experience in interpreting hardware specifications
  • Temporal logic assertion‑based languages such as SVA or PSL.
  • Experience in using EDA formal tools and tool development experience is plus.
  • Proficiency in any scripting language with excellent debugging skills.
  • Excellent interpersonal skills.
  • Passionate about developing world‑class/innovative formal verification solutions.
  • Exposure to CPU instruction‑set architectures, memory consistency or cache coherence principles.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Formal Verification Engineer
Formal Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
Formal Verification Engineer
Formal Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 160,000
GPU Formal Design Verification Engineer
GPU Formal Design Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 150,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Employee stock programs
Relocation assistance
Bonuses/Commission
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Waltham (MA)

On-site
USD 149,700 - 249,500
Design Verification Lead
Design Verification Lead

Apple Inc. • Austin (TX)

On-site
USD 300,000 - 380,000
CPU Design Verification Engineer
CPU Design Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Stock programs
Medical and dental coverage
Relocation assistance
SoC Full Chip DV Engineer
SoC Full Chip DV Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
CPU Design Verification Engineer
CPU Design Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 190,000