Formal Verification Engineer

Apple Inc.; Austin (TX); On-site; USD 120,000 - 160,000; Full time

Job summary

A leading technology company in Austin is seeking a Formal Verification Engineer to join their Silicon Technologies group. The role involves designing and verifying complex design blocks for SoC, ensuring advanced security features are integrated. Candidates should possess a BS degree and a minimum of 10 years of relevant experience, with hands-on expertise in digital logic design and formal verification techniques. This position offers the opportunity to work with cutting-edge technology and contribute to innovative solutions.

Qualifications

• Minimum 10 years of relevant industry experience in silicon validation software engineering.
• Hands-on experience with VLSI and digital logic design.
• Knowledge of temporal logic assertion-based languages.

Responsibilities

• Develop formal micro-architecture specification with Security Enclave design engineers.
• Craft solutions for modeling security attacks.
• Develop formal verification test plans verifying security requirements.

Skills

Detail oriented approach

Interpersonal skills

Debugging skills

Knowledge of formal verification technologies

Proficiency in scripting languages

Education

BS degree in related field

Tools

EDA formal tools

Job description

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices.Work with the best Formal Verification team in the world and acquire experience being at the center of a System-on-a-chip (SoC) design verification effort collaborating with design. Are you passionate about changing the world? We have a critical impact on getting high quality functional products to millions of customers quickly.

Description

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP’s (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for:- Working with Apple Silicon's world-class Security Enclave design engineers to develop a formal micro-architecture specification- Developing comprehensive formal verification test plan that includes unique security requirement verification- Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture.- Crafting novel and creative solutions for modelling security attacks and proving robustness of complex design micro-architectures- Developing and implementing re-usable and optimized formal models and verification code base- Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.

Minimum Qualifications

• A minimum of a BS degree and a minimum of 10 years of relevant industry experience in silicon validation software engineering or related field.

Preferred Qualifications

• Hands on experience with VLSI and digital logic design and verification techniques or formal methods and their application to hardware, software, or systems
• Interest in learning and becoming an expert in SoC, CPU, GPU, or Cellular designs
• Detail oriented approach and desire to overcome challenges is required.
• Formal Method or Formal Verification technologies knowledge is a plus.
• Knowledge and experience in interpreting hardware specifications
• Temporal logic assertion-based languages such as SVA or PSL.
• Experience in using EDA formal tools and tool development experience is plus.
• Proficiency in any scripting language with excellent debugging skills.
• Excellent interpersonal skills.
• Passionate about developing world-class/innovative formal verification solutions.
• Exposure to CPU instruction-set architectures, memory consistency or cache coherence principles.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Apple accepts applications to this posting on an ongoing basis.