Failure Analysis Engineer/Senior Failure Analysis Engineer, Texas Institute for Electronics
The University of Texas at Austin
Get more replies from employers
Send a job-specific resume in minutes.
Benefits offered by this job
Job summary
Qualifications
- Minimum 4 years of experience with surface science characterization tools.
- Proven track record of establishing and managing advanced research facilities.
- Demonstrated ability to innovate and develop new metrologies.
- Excellent problem-solving skills and the ability to work independently and collaboratively.
- Strong communication skills to effectively interact with customers and team members.
- Demonstrated ability to innovate and develop new metrologies.
Responsibilities
- Establish characterization tools for advanced package failure analysis.
- Engage in setup of characterization facility including planning and procurement.
- Identify root causes of failures for process optimization and yield improvements.
- Stay updated on industry trends, emerging technologies, and advancements in surface characterization analytical metrologies.
- Collaborate with external vendors and academic partners on the development of advanced characterization techniques to continuously improve lab capabilities and methodologies.
- Lead efforts to document design processes, methodologies, and results through Metrology Capability Reports and establish Best Known Methodologies.
- Perform other related functions as assigned.
Skills
Education
Tools
Job description
Hiring Department: Texas Institute for Electronics
Position Open To: All Applicants
Weekly Scheduled Hours: 40
FLSA Status: To Be Determined at Offer
Earliest Start Date: Ongoing
Position Duration: Expected to Continue
Location: PICKLE RESEARCH CAMPUS
General Notes: This position may be filled at a higher level depending on the skills, education, and experience of the candidate.
The Texas Institute for Electronics (TIE) is a University of Texas at Austin-supported semiconductor consortium of state and local government, preeminent defense electronics and semiconductor companies, national labs and nationally recognized academic institutions. Our mission is to develop and execute a state-of-the-art 3D Heterogenous Integration manufacturing technology roadmap, and to provide critical pilot manufacturing capabilities to address national security needs and catalyze domestic economic growth.
Join the Texas Institute for Electronics (TIE) and help us push the boundaries in critical semiconductor domains, including advanced packaging, with the aim of reestablishing U.S. prominence in semiconductor manufacturing.
With over $1 billion in funding from the US DoD and the state of Texas, we’re at the forefront of creating cutting‑edge semiconductor manufacturing equipment and processes that will set the course for future advancements in semiconductor logic, memory, heterogeneous integration, chip cooling and more.
Ut Austin, recognized by Forbes as one of America’s Best Large Employers, offers outstanding benefits and total rewards packages that include:
- Competitive health benefits (employee premiums covered at 100%, family premiums at 50%)
- Voluntary Vision, Dental, Life, and Disability insurance options
- Generous paid vacation, sick time, and holidays
- Teachers Retirement System of Texas, a defined benefit retirement plan, with employer matching funds
- Additional Voluntary Retirement Programs: Tax Sheltered Annuity 403(b) and a Deferred Compensation program 457(b)
- Flexible spending account options for medical and childcare expenses
- Robust free training access through LinkedIn Learning plus professional conference opportunities
- Tuition assistance
- Expansive employee discount program including athletic tickets
- Free access to UT Austin's libraries and museums with staff ID card
- Free rides on all UT Shuttle and Austin CapMetro buses with staff ID card
For more details, please see: Benefits | Human Resources and UT Austin Employee Experience | Human Resources
We are seeking a highly skilled and motivated failure analysis engineer to join our team. The successful candidate will be responsible for surface characterization analytical tools for detailed characterization of complex 3D semiconductor packages. This role involves working closely with a varied range of customers and an active collaboration across cross‑functional teams, including materials, process engineering and design.
- Establish and be responsible for surface science characterization tools for advanced package failure analysis & characterization.
- Direct engagement with the setup of the characterization facility at the Montopolis campus, including planning, procurement, and setup of equipment and infrastructure.
- Identify root cause of failures enabling process/recipe optimization and yield improvements in early production.
- Stay updated on industry trends, emerging technologies, and advancements in surface characterization analytical metrologies.
- Collaborate with external vendors and academic partners on the development of advanced characterization techniques to continuously improve lab capabilities and methodologies.
- Lead efforts to document design processes, methodologies, and results through Metrology Capability Reports and establish Best Known Methodologies.
- Perform other related functions as assigned.
- M.S. in Materials Science, Physics, Mechanical Engineering, or a related field with at least four years of experience with surface science characterization tools.
- M.S. in Materials Science, Physics, Mechanical Engineering, or a related field with at least six years of experience with surface science characterization tools.
- Proven track record of establishing and managing advanced research facilities.
- Excellent problem‑solving skills and the ability to work independently and collaboratively.
- Strong communication skills to effectively interact with customers and team members.
- Demonstrated ability to innovate and develop new metrologies.
- Ph.D. in Materials Science, Physics, Mechanical Engineering, or a related field.
- More than three years of experience with surface science characterization tools.
- Experience working with defense companies and commercial semiconductor firms.
- Understanding of semiconductor technologies and wafer‑level assembly processes.
TIE Pays Industry Competitive Salaries
- May work around chemical fumes
- May work around standard office conditions
- May work around chemicals
- May work around electrical and mechanical hazards
- Repetitive use of a keyboard at a workstation
- Use of manual dexterity (e.g., using a mouse)
- Resume/CV
- 3 work references with their contact information; at least one reference should be from a supervisor
- Letter of interest
For applicants who are NOT current university employees or contingent workers: You will be prompted to submit your resume the first time you apply, then you will be provided an option to upload a new Resume for subsequent applications. Any additional required materials (letter of interest, references, etc.) will be uploaded in the Application Questions section; you will be able to multi‑select additional files. Before submitting your online job application, ensure that ALL required materials have been uploaded. Once your job application has been submitted, you cannot make changes.
Important for Current university employees and contingent workers: As a current university employee or contingent worker, you MUST apply within Workday by searching for Find UT Jobs. If you are a current university employee, log in to Workday, navigate to your Worker Profile, click the Career link in the left‑hand navigation menu and then update the sections in your Professional Profile before you apply. This information will be pulled into your application. The application is one page and you will be prompted to upload your resume. In addition, you must respond to the application questions presented to upload any additional required materials (letter of interest, references, etc.) that were noted above.
Regular staff who have been employed in their current position for the last six continuous months are eligible for openings being recruited for through University‑Wide or Open Recruiting, to include both promotional opportunities and lateral transfers. Staff who are promotion/transfer eligible may apply for positions without supervisor approval.
The retirement plan for this position is Teacher Retirement System of Texas (TRS), subject to the position being at least 20 hours per week and at least 135 days in length. This position may have the option to elect the Optional Retirement Program (ORP) instead of TRS, dependent upon the job profile you qualify for, and subject to the position being 40 hours per week and at least 135 days in length.
A criminal history background check will be required for finalist(s) under consideration for this position.
The University of Texas at Austin, as an equal opportunity/affirmative action employer, complies with all applicable federal and state laws regarding nondiscrimination and affirmative action. The University is committed to a policy of equal opportunity for all persons and does not discriminate on the basis of race, color, national origin, age, marital status, sex, sexual orientation, gender identity, gender expression, disability, religion, or veteran status in employment, educational programs and activities, and admissions.
The University of Texas at Austin will not discharge or in any other manner discriminate against employees or applicants because they have inquired about, discussed, or disclosed their own pay or the pay of another employee or applicant. However, employees who have access to the compensation information of other employees or applicants as a part of their essential job functions cannot disclose the pay of other employees or applicants to individuals who do not otherwise have access to compensation information, unless the disclosure is (a) in response to a formal complaint or charge, (b) in furtherance of an investigation, proceeding, hearing, or action, including an investigation conducted by the employer, or (c) consistent with the contractor’s legal duty to furnish information.
If hired, you will be required to complete the federal Employment Eligibility Verification I‑9 form. You will be required to present acceptable and original documents to prove your identity and authorization to work in the United States. Documents need to be presented no later than the third day of employment. Failure to do so will result in loss of employment at the university.
The University of Texas at Austin uses E‑Verify to check the work authorization of all new hires effective May 2015. The university’s company ID number for purposes of E‑Verify is 854197. For more information about E‑Verify, please see the following:
- E‑Verify Poster (English and Spanish) [PDF]
- Right to Work Poster (English) [PDF]
- Right to Work Poster (Spanish) [PDF]
Employees may be required to report violations of law under Title IX and the Jeanne Clery Disclosure of Campus Security Policy and Crime Statistics Act (Clery Act) and to be notified as a Campus Security Authority if applicable. The Clery Act requires all prospective employees be notified of the availability of the Annual Security and Fire Safety report. You may access the most recent report here or obtain a copy at University Compliance Services, 1616 Guadalupe Street, UTA 2.206, Austin, Texas 78701.
Not Applicable
Full‑time
Quality Assurance
Higher Education
Referrals increase your chances of interviewing at The University of Texas at Austin by 2x
'/%3e%3cpath%20d='M101.744%2012.4726L102.894%2016.1947L99.0021%2013.2201L101.744%2012.4726ZM105.3%208.40937H100.488L99.0026%203.59473L97.5116%208.41047L92.7%208.40385L96.5965%2011.3834L95.1055%2016.1942L99.0021%2013.2196L101.408%2011.3834L105.3%208.40992V8.40937Z'%20fill='white'/%3e%3cdefs%3e%3clinearGradient%20id='paint0_linear_5593_1381'%20x1='90'%20y1='9.44471'%20x2='99'%20y2='9.44471'%20gradientUnits='userSpaceOnUse'%3e%3cstop%20stop-color='%2300AD70'/%3e%3cstop%20offset='0.998594'%20stop-color='%2300B67A'/%3e%3cstop%20offset='1'%20stop-color='%23DCDCE6'/%3e%3c/linearGradient%3e%3c/defs%3e%3c/svg%3e){kind=small}
