ESD & I/O Design Engineer: Drive Chip Reliability

Cirrus Logic, Inc.

Austin (TX)

On-site

USD 100,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Inclusive medical, dental, and vision coverage
10 paid holidays
17 days of PTO
401(k) with employer matching
Free snacks and refreshments

Job summary

Cirrus Logic, Inc. is seeking an ESD Engineer to lead the development of I/O libraries and ESD protection devices. This high-impact role involves collaborating with foundry partners and implementing chip-level ESD methodologies.

The ideal candidate will have an MSc in Electrical Engineering or equivalent experience and a robust understanding of mixed-signal CMOS ESD protection. Benefits include comprehensive health coverage, PTO, and retirement plan options.

Qualifications

  • Strong track record in advanced circuit design.
  • Holistic understanding of CMOS ESD/EOS protection.
  • Experience in I/O design and latch-up mitigation.

Responsibilities

  • Drive development of I/O library and ESD protection devices.
  • Collaborate with foundry partners on ESD methodology.
  • Act as a technical leader in ESD strategy.

Skills

Electrical Engineering
ESD/EOS protection
I/O design
Cadence tools
Technical communication

Education

MSc in Electrical Engineering or equivalent experience

Tools

Cadence schematic capture and simulation tools

Job description

Cirrus Logic, Inc. is seeking an ESD Engineer to lead the development of I/O libraries and ESD protection devices. This high-impact role involves collaborating with foundry partners and implementing chip-level ESD methodologies.

The ideal candidate will have an MSc in Electrical Engineering or equivalent experience and a robust understanding of mixed-signal CMOS ESD protection. Benefits include comprehensive health coverage, PTO, and retirement plan options.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ESD & I/O Design Engineer — High-Impact Reliability
ESD & I/O Design Engineer — High-Impact Reliability

Cirrus Logic • Austin (TX)

On-site
USD 100,000 - 130,000
Inclusive health coverage
10 paid holidays
17 days PTO
+2
ESD Design Engineer
ESD Design Engineer

Cirrus Logic • Austin (TX)

On-site
USD 100,000 - 130,000
Inclusive health coverage
10 paid holidays
17 days PTO
+2
ESD Design Engineer
ESD Design Engineer

Cirrus Logic, Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
Inclusive medical, dental, and vision coverage
10 paid holidays
17 days of PTO
+2
ESD Design Engineer for High-Impact IC Protection
ESD Design Engineer for High-Impact IC Protection

Apple Inc. • Los Angeles (CA)

On-site
USD 120,000 - 211,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
ESD Design Engineer – IC Protection, Travel & Stock Options
ESD Design Engineer – IC Protection, Travel & Stock Options

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 211,000
Medical and dental coverage
Retirement benefits
Stock options
+1
ESD & Latch-Up Test Engineer – Chip Reliability
ESD & Latch-Up Test Engineer – Chip Reliability

Nvidia Corporation • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Senior ESD & Latch-Up Engineer, HBM & DRAM
Senior ESD & Latch-Up Engineer, HBM & DRAM

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 175,000 - 297,000
ESD Engineer
ESD Engineer

Apple Inc. • Los Angeles (CA)

On-site
USD 120,000 - 211,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
ESD Engineer
ESD Engineer

Apple Inc. • San Diego (CA)

On-site
USD 120,000 - 211,000
Medical and dental coverage
Retirement benefits
Stock options
+1
Senior ESD/Latch-Up Architect for HBM & 3D IC
Senior ESD/Latch-Up Architect for HBM & 3D IC

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 334,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program