Early-Career SI/PI Engineer – High-Speed Power Integrity

Apple Inc.

Cupertino (CA)

On-site

USD 150,000 - 225,000

Full time

3 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Apple stock programs and ESPP
Tuition reimbursement

Job summary

Apple Inc. in Cupertino, CA is seeking an early career Signal and Power Integrity Engineer to help define SI/PI for high-speed interfaces and PDN solutions across architectures and products. You will collaborate with cross-functional teams to triage issues and validate designs.

The role emphasizes system-level simulations, lab characterization with VNA/TDR, and contributing to test methodology and flow to ensure reliable product integration across platforms.

Qualifications

  • BS/MS/PhD in EE or equivalent.

Responsibilities

  • System-level SI simulation and design evaluation, including PCB stackup, placement/routing, IO selection.
  • System-level PI simulation and design evaluation, including PDN optimization, decoupling cap strategy, noise analysis, EMI mitigation.
  • Collaborate with cross-functional teams to define IO and power architecture and silicon/module specs.
  • Triage, debug, and fix SI/PI issues in product integration with validation and compliance teams.
  • Develop and deploy SI/PI focused factory test methodologies and flows.

Skills

High-speed I/O signaling
Power integrity modeling
PDN analysis
Lab characterization

Education

BS/MS/PhD in EE

Tools

Cadence/Sigrity
ADS/Spice
Ansys HFSS
CST

Job description

Apple Inc. in Cupertino, CA is seeking an early career Signal and Power Integrity Engineer to help define SI/PI for high-speed interfaces and PDN solutions across architectures and products. You will collaborate with cross-functional teams to triage issues and validate designs.

The role emphasizes system-level simulations, lab characterization with VNA/TDR, and contributing to test methodology and flow to ensure reliable product integration across platforms.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Signal & Power Integrity Engineer — Innovate High-Speed HW
Signal & Power Integrity Engineer — Innovate High-Speed HW

Apple • Cupertino (CA)

On-site
USD 95,000 - 135,000
Senior SI/PI Engineer — High‑Speed Interfaces
Senior SI/PI Engineer — High‑Speed Interfaces

Apple Inc. • San Diego (CA)

On-site
USD 140,000 - 210,000
Signal and Power Integrity Engineer (SI/PI)
Signal and Power Integrity Engineer (SI/PI)

Apple • Cupertino (CA)

On-site
USD 95,000 - 135,000
Signal and Power Integrity Engineer (SI/PI)
Signal and Power Integrity Engineer (SI/PI)

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 225,000
Medical and dental coverage
Apple stock programs and ESPP
Tuition reimbursement
Senior SoC Power Integrity Architect
Senior SoC Power Integrity Architect

Apple • United States

On-site
USD 150,000 - 230,000
Signal and Power Integrity Engineer (SI/PI) - Apple Vision Pro
Signal and Power Integrity Engineer (SI/PI) - Apple Vision Pro

Apple Inc. • San Jose (CA)

On-site
USD 150,400 - 277,600
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1
Signal and Power Integrity Engineer - Serial IO Interface
Signal and Power Integrity Engineer - Serial IO Interface

Apple Inc. • San Francisco (CA)

On-site
USD 150,000 - 230,000
Serdes SI/PI Engineer for Next-Gen SOCs
Serdes SI/PI Engineer for Next-Gen SOCs

Apple Inc. • San Francisco (CA)

On-site
USD 150,000 - 230,000
Signal and Power Integrity Engineer - SIO Interface
Signal and Power Integrity Engineer - SIO Interface

Apple Inc. • San Diego (CA)

On-site
USD 140,000 - 210,000
Senior SI/PI Engineer for Multi-Gigabit PCB & PDN
Senior SI/PI Engineer for Multi-Gigabit PCB & PDN

The Consensus • San Jose (CA)

On-site
USD 140,000 - 230,000
Medical, dental & vision coverage
Housing subsidy
Relocation support
+3