Distinguished Technologist - AI Model Performance Architect

SwiftCruit

Spring (TX)

On-site

USD 190,000 - 274,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Dental insurance
Vision insurance
Disability insurance
Employee assistance program
Flexible spending account
Life insurance
Parental leave (4–12 weeks)
Paid holidays
Paid vacation & sick leave

Job summary

HP, Inc. seeks a Distinguished Technologist - AI Model Performance Architect to bridge memory architecture with AI model behavior, optimizing performance through HW/SW co-design and workload-aware tuning.

You will lead strategy for electrical hardware design and development, develop roadmaps, collaborate with ML teams, mentor staff, and drive industry-leading research and development across multiple domains to deliver innovative solutions.

Qualifications

  • Four-year or graduate degree in Electrical Engineering or related discipline.
  • 12+ years of work experience in electrical design or related field.
  • Experience with HW/SW co-design and AI model performance.

Responsibilities

  • Bridge memory architecture with AI model behavior to optimize performance.
  • Analyze bottlenecks in bandwidth, latency, and compute.
  • Drive HW/SW co-design across memory, caching, and scheduling.
  • Develop technology roadmaps for electrical/hardware engineering.
  • Mentor staff and lead industry-leading R&D initiatives.

Skills

Memory & AI model design
Computer Science
Debugging
Electrical Engineering
Electronic Engineering
Electronics
FPGA
Hardware Architecture
Hardware Design
MATLAB
Mechanical Engineering
New Product Development
Oscilloscope
Physics
Printed Circuit Board
Schematic Capture
Simulations
Systems Design

Education

Four-year or Graduate Degree in Electrical Engineering, or related discipline

Job description

Distinguished Technologist - AI Model Performance Architect

This role is responsible for bridging system memory architecture with AI model behavior ensuring optimal performance through HW/SW co-design and workload aware tuning. The role develops AI workload optimization strategies for faster model startup, improved inferencing efficiency, and reduced memory needs. It leverages technical and business expertise to outline strategy roadmaps for the function, identifies future growth opportunities, and addresses gaps with innovative solutions. The role collaborates closely with various stakeholders, empowers teams to achieve remarkable and consequential outcomes, and spearheads industry‑leading research and development.

Responsibilities
  • Analyze system bandwidth, latency, and compute bottlenecks
  • Model performance across CPU/GPU/NPU for AI workloads
  • Simulate workload execution (PnP tradeoffs, resource contention)
  • Optimize model execution (initialization time, caching, KV reuse)
  • Drive HW/SW co‑design (memory, caching, scheduling)
  • Partner with ML teams to align model structure with system architecture
  • Leverage recognized technical and business expertise to define long‑term vision and strategy for electrical hardware design and development across multiple feature areas and divisional boundaries
  • Develop technology roadmaps for electrical/hardware engineering team; identify gaps and solutions for future growth
  • Communicate strategy and technology roadmaps to executive staff, industry partners and customers
  • Provide innovative solutions and integrate advanced technologies, theories, or techniques across disciplines, championing large projects for long‑range goals
  • Provide consultation, design input, and feedback for new product development and design reviews across multiple organizations and architectures
  • Work closely with product management, engineering stakeholders from related departments and empower teams to deliver outstanding results
  • Initiate industry‑leading research and development, serving as a recognized lead authority internally and externally
  • Provide mentoring and guidance to less‑experienced staff members to set an example of electrical hardware design and development, innovation, and excellence
  • Participate in and provide input on the process for selection of future technical leaders
Education & Experience
  • Four‑year or Graduate Degree in Electrical Engineering, or any other related discipline or commensurate work experience or demonstrated competence
  • Typically has 12+ years of work experience, preferably in electrical design and tools, software packages, architecture of electronic hardware, or a related field
Knowledge & Skills
  • Memory & AI model design
  • Computer Science
  • Debugging
  • Electrical Engineering
  • Electronic Engineering
  • Electronics
  • Field‑Programmable Gate Array (FPGA)
  • Hardware Architecture
  • Hardware Design
  • MATLAB
  • Mechanical Engineering
  • New Product Development
  • Oscilloscope
  • Physics
  • Printed Circuit Board
  • Schematic Capture
  • Simulations
  • Systems Design
Cross‑Org Skills
  • Effective Communication
  • Results Orientation
  • Learning Agility
  • Digital Fluency
  • Customer Centricity
Impact & Scope

Impacts multiple functions and influences long‑term strategic direction across multiple disciplines or areas of HP.

Complexity

Invents, develops and introduces new methods and techniques that impact multiple disciplines and work groups.

Compensation

The pay range for this role is 190,000.00 – 274,000.00 annually with additional opportunities for bonus and/or equity (applies to United States of America candidates only). Pay varies by work location, job‑related knowledge, skills, and experience.

Benefits
  • Health insurance
  • Dental insurance
  • Vision insurance
  • Long‑term/short‑term disability insurance
  • Employee assistance program
  • Flexible spending account
  • Life insurance
  • Generous time off policies, including 4–12 weeks fully paid parental leave based on tenure
  • 11 paid holidays
  • Additional flexible paid vacation and sick leave (US benefits overview)
Equal Opportunity Employer (EEO)

HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s). Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Distinguished Technologist - AI Model Performance Architect
Distinguished Technologist - AI Model Performance Architect

HP • Palo Alto (CA)

On-site
USD 190,000 - 274,000
Health insurance
Dental insurance
Vision insurance
+8
Distinguished Technologist - AI Model Performance Architect
Distinguished Technologist - AI Model Performance Architect

Hewlett Packard Enterprise • Spring (TX)

On-site
USD 190,000 - 274,000
Health insurance
Dental insurance
Vision insurance
+2
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect

HP • Spring (TX)

On-site
USD 190,000 - 274,000
Health insurance
Dental insurance
Vision insurance
+5
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect

HP • Palo Alto (CA)

On-site
USD 190,000 - 274,000
Health insurance
Dental insurance
Vision insurance
+5
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect

HP Inc. • Palo Alto (CA)

On-site
USD 190,000 - 274,000
Health insurance
Dental insurance
Vision insurance
+7
IOMMU/Virtualization & Memory Mapping Architect
IOMMU/Virtualization & Memory Mapping Architect

HP • Spring (TX)

On-site
USD 147,000 - 231,000
Health insurance
Dental insurance
Vision insurance
+7
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect
Distinguished Technologist - Memory/Storage Utilization & Data Placement Architect

Hewlett Packard Enterprise • Town of Texas (WI)

Hybrid
USD 190,000 - 274,000
Health insurance
Dental insurance
Vision insurance
+2
GPU Driver & Memory Management Architect
GPU Driver & Memory Management Architect

HP • Spring (TX)

On-site
USD 147,000 - 231,000
Health insurance
Dental insurance
Vision insurance
+7
IOMMU/Virtualization & Memory Mapping Architect
IOMMU/Virtualization & Memory Mapping Architect

HP Inc. • Palo Alto (CA)

On-site
USD 147,050 - 230,850
Health insurance
Dental insurance
Vision insurance
+3
Memory Architect
Memory Architect

Hewlett Packard Enterprise • Spring (TX)

On-site
USD 147,000 - 231,000
Health insurance
Dental insurance
Vision insurance
+3