Turn this role into an interview — a resume and cover letter built around what this employer wants.
NVIDIA is seeking an experienced Director of System level Testing to lead post-silicon validation, test architecture, and manufacturing ramp for AI, data center, SOC, and Tegra lines. You will guide teams from design validation through high-volume production, collaborating across design, test, reliability, and manufacturing.
The ideal candidate has 15+ years in semiconductor development with 5+ years in director leadership, strong CMOS and mixed-signal expertise, and proven data-driven problem
NVIDIA is seeking an experienced and highly motivated Director of System level Testing to lead the end-to-end post-silicon validation, test architecture, and manufacturing ramp for cutting-edge AI, data center, SOC and Tegra Automotive product lines. In this leadership role, you will guide a team responsible for bringing next-generation GPU/SOC/LPU/Auto/Tegra technologies from design validation through manufacturing ramp and high-volume production.
You will collaborate across design, Silicon Co-design Group, test engineering, reliability, and manufacturing teams to drive yield improvement, test optimization. The ideal candidate combines strong technical depth in CMOS, System Level testing and mixed-signal systems with proven leadership in product development and high-volume semiconductor manufacturing.
Lead and mentor a team of product development engineers responsible for validation, characterization, and production ramp of NVIDIA product lines.
Drive product development strategy from early silicon validation through qualification and high-volume manufacturing.
Develop and implement validation methodologies and test strategies for mixed-signal silicon designs.
Partner closely with Mixed-Signal Design, Test Engineering, Reliability, and Manufacturing teams to ensure seamless transition from design to production.
Oversee Product characterization of new integrated circuit designs.
Lead root-cause analysis and complex problem resolution related to silicon performance, yield excursions, and product reliability.
Drive yield improvement initiatives, test time reduction, and manufacturing efficiency across wafer and module test flows.
Provide structured feedback to design teams regarding silicon performance, design margins, and manufacturability improvements.
Establish scalable data analysis frameworks, automation tools, and statistical methodologies for validation and production monitoring.
Collaborate with operations teams to support product qualification, ramp readiness, and high-volume manufacturing scaling.
Master's or Ph.D. in Electrical Engineering, Physics, Computer Engineering, or a related field, or equivalent experience.
15+ years of background in semiconductor product development, testing or manufacturing engineering, including significant leading large, cross-functional technical teams.
5+ years of Director leadership or management experience leading engineering teams.
Strong understanding of CMOS, Component characterization, and analog/mixed-signal circuit behavior.
Experience with high-speed testing, and characterization
Proven experience in yield analysis, product characterization, and silicon debug.
Experience using statistical data analysis tools (e.g., JMP) for engineering insights and yield improvement.