Digital Verification Engineer (MTD, San Jose, CA)

Teradyne; San Jose (CA); On-site; USD 135,400 - 216,600; Full time

Benefits offered by this job

Medical insurance

Dental insurance

Vision insurance

Retirement savings plans

Tuition assistance

Job summary

Teradyne is seeking a Digital Functional Verification Engineer to drive planning, strategy, and execution of challenging FPGA verification projects. You will work under the supervision of a Verification Lead, interfacing with Hardware, Software, and Applications teams to ensure robust designs.

The role requires a strong background in SystemVerilog/UVM, verification planning, and Xcelium/Simvision tooling, with experience in standard protocols and IP integration.

Qualifications

• Master’s or equivalent with 6+ years experience or Bachelor’s with 8+ years.
• Experience with Verification Test Plan (Cadence ePlanner).
• Experience with EDA Tools (Cadence Xcelium, Simvision).
• SystemVerilog/UVM based verification and coverage.
• UVM testbench components development and integration.
• UVM tests sequences development and testing.
• Verification IP integration expertise.
• SystemVerilog/UVM reference models development and integration.
• Experience with AXI, PCIe, DDR3/4/5 protocols.
• Experience with revision control (ClearCase, Git, SVN).
• Detail-oriented with issue closure.

Responsibilities

• Plan, strategy and execution of FPGA verification projects.
• Interact with Hardware, Software and Applications groups under supervision.

Skills

SystemVerilog

UVM (tests/sequences)

Assertions & Coverage

Verification IP integration

Testbench development

AXI/PCIe/DDR protocols

Revision control (Git/SVN/CC)

Education

Master’s Degree in EE/CE/CS

Bachelor’s Degree in EE/CE/CS

Tools

Cadence Xcelium

Cadence Simvision

Job description

Select how often (in days) to receive an alert:

Date: Jul 17, 2026

Location: San Jose, CA, US

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together,Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Digital functional verification engineers responsible for the planning, strategy, and execution of challenging FPGA verification projects. Work under the technical supervision of a Verification Lead. The position requires interfacing with other functional groups (e.g. Hardware, software, applications).

All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you're ready to join us in this mission, take a closer look at the minimum criteria for the position.

Qualifications

• Master’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 6 years of relevant work experience OR Bachelor’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 8 years of relevant work experience
• Experience with Verification Test Plan (e.g. Cadence ePlanner)
• Experience with EDA Tools (e.g. Cadence Xcelium, Simvision)
• Experience with System Verilog Constraint Random Testing, Assertions and Functional Coverage
• Experience with UVM Testbench Components development and integration
• Experience with UVM Tests sequences development and testing
• Expertise with Verification IP integration
• Experience with System Verilog/UVM based reference models/Predictors development and integration
• Experience with Industry Standard Protocols (e.g. AXI, PCIe, DDR3/4/5)
• Experience working with revision source control (e.g. clearcase, git, svn)
• Detail-oriented with the ability to bring issues to closure.

Desired Skills and Experience

• Experience in FPGA design implementation with System Verilog
• Experience in verification of Automated Test Equipment functionality
• Experience writing automation scripts (e.g. Make files, shell programming, TCL, Perl, Python)

Compensation

The base salary range for this role is $135,400 - $216,600. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan

This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.

#LI-KC2

Nearest Major Market: San Jose

Nearest Secondary Market: Palo Alto

Job Segment: Computer Science, Testing, Electrical Engineering, Electrical, Manufacturing Engineer, Technology, Engineering