Digital Verification Engineer Lead (MTD, Tualatin, OR)

Openbound

Tualatin (OR)

In loco

USD 155.000 - 248.000

Tempo pieno

9 ore fa
Candidati tra i primi
Generatore di candidature

Distinguiti per questa posizione — genera un curriculum e una lettera di presentazione personalizzati in circa un minuto.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

Health benefits
Retirement plan
Paid vacation

Descrizione del lavoro

Teradyne is seeking a digital functional verification technical lead in Oregon to plan, strategize, and execute advanced FPGA verification projects. You will guide large cross-site teams and collaborate with hardware, software, and applications groups to ensure a robust verification flow.

Qualified candidates have 10+ years of relevant experience and mastery of SystemVerilog, UVM, and verification IP integration. Strong leadership and mentoring skills are essential in a fast-paced environment.

Competenze

  • Master's or Bachelor's degree with extensive relevant work experience as specified.
  • Experience with verification planning and testbench architecture.
  • Full verification cycle from design spec to closure.
  • Proficient with SystemVerilog, UVM, assertions and functional coverage.
  • Expertise with Verification IP integration and reference models.
  • Experience with multiple protocols and regression analysis.
  • Strong scripting and version-control experience.

Mansioni

  • Lead planning, strategy, and execution of FPGA verification projects.
  • Provide technical leadership for large cross-site verification teams.
  • Interface with hardware, software, and applications groups.
  • Mentor junior engineers and coordinate teams across time zones.
  • Drive verification progress to closure and issue resolution.

Conoscenze

SystemVerilog
UVM
Verification planning
Testbench architecture
Functional coverage
Assertions
Constraint random testing
Verification IP integration
Reference models
Automation scripting
Python
Git
ClearCase
Time-zone collaboration
Leadership
Mentoring

Formazione

Master’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science
Bachelor’s Degree in Electrical Engineering/Computer Engineering/Computer Science

Strumenti

Git
ClearCase
SVN
Makefiles
Shell scripting
TCL
Python

Descrizione del lavoro

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supportedto innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Act as a digital functional verification technical lead responsible for the planning, strategy, and execution of challenging FPGA verification projects. Provide technical leadership for large, cross-site verification teams. The position requires interfacing with other functional groups (e.g. hardware, software, applications).

All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

  • Master’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 10 years of relevant work experience OR Bachelor’s Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 12 years of relevant work experience
  • Experience with verification planning and testbench architecture
  • Experience with complete functional verification cycle from Design Specification Review to verification closure
  • Proficient with System Verilog Constraint Random Testing, Assertions and Functional Coverage driving functional verification
  • Expertise with UVM testbench development and Verification IP integration
  • Experience with Reference models development and integration
  • Knowledge of at least one of the following protocols/technologies: Ethernet, PCIe, AXI, MIPI, DRAM, FLASH
  • Experience with regression failures analysis
  • Experience with verification progress tracking
  • Experience writing automation scripts (e.g. Makefiles, shell programming, TCL, Perl, Python)
  • Experience working with revision source control (e.g. clearcase, git, svn)
  • Ability to track and bring issues to closure. Detailed oriented. Excellent planning and organizational skills.
  • Experience leading verification team
  • Experience working with teams located in different time zones
  • Experience mentoring junior engineers
Desired (but Not Required) Skills/experience
  • Experience in FPGA design implementation with System Verilog
  • Experience in verification of Automated Test Equipment functionality
  • Static and/or dynamic Formal Verification
  • Experience with GVP source control continuous integration tool
Compensation

The base salary range for this role is$154,900 - $247,800.This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan

This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.

Job Segment: Computer Science, Testing, Electrical Engineering, Electrical, Manufacturing Engineer, Technology, Engineering

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Digital Verification Engineer (MTD, San Jose, CA)
Digital Verification Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

In loco
USD 135.400 - 216.600
Medical insurance
Dental insurance
Vision insurance
+2
ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)
ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)

Teradyne • Redding (CA)

In loco
USD 99.000 - 158.000
Discretionary bonus
Health and well-being benefits
Tuition assistance
Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

In loco
USD 155.000 - 248.000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)
ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)

Teradyne • Reading (MA)

In loco
USD 99.000 - 158.000
Health benefits
Tuition assistance
Paid vacation
+2
ASIC Verification Engineer (TERADYNE, North Reading, MA)
ASIC Verification Engineer (TERADYNE, North Reading, MA)

Teradyne • North Reading (MA)

In loco
USD 123.000 - 197.000
Hardware Verification Engineer (Defense & Aerospace, North Reading, MA)
Hardware Verification Engineer (Defense & Aerospace, North Reading, MA)

Teradyne • North Reading (MA)

In loco
USD 67.000 - 108.000
Health insurance
Dental insurance
Vision insurance
+5
FPGA Engineering Manager (MTD, San Jose, CA)
FPGA Engineering Manager (MTD, San Jose, CA)

Teradyne • San Jose (CA)

In loco
USD 171.000 - 273.600
Hardware/Software Integration Engineer (Compute Test, North Reading)
Hardware/Software Integration Engineer (Compute Test, North Reading)

Teradyne • North Reading (MA)

In loco
USD 141.000 - 226.000
Hardware/Software Integration Engineer (Compute Test, North Reading)
Hardware/Software Integration Engineer (Compute Test, North Reading)

Teradyne • Reading (MA), Northern (KY)

In loco
USD 141.000 - 226.000
Health and well-being benefits
Tuition assistance
Paid vacation & holidays
Field Application Engineer
Field Application Engineer

Teradyne • North Reading (MA)

In loco
USD 155.000 - 248.000
Health insurance
Dental insurance
Vision insurance
+3