Design Verification Manager

Hewlett Packard Enterprise

Sunnyvale (CA)

On-site

USD 174,000 - 353,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Hewlett Packard Enterprise seeks a visionary Design Verification Manager to lead our silicon verification team in Sunnyvale, CA. You will architect and execute verification strategies for high-performance SoCs, bridging architectural complexity with flawless tape-outs.

You will manage a high-caliber engineering group, drive cutting-edge methodologies, and ensure zero-bug tape-outs. A strong background in SystemVerilog/UVM, formal methods, and emulation is essential.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Science, Computer Engineering or closely related field.
  • 10+ years of pre-silicon ASIC/SoC design verification experience.
  • 5+ years of dedicated engineering management experience.
  • Proven mastery building scalable UVM-compliant testbenches from scratch.

Responsibilities

  • Lead a team of design verification engineers; foster technical excellence and collaboration.
  • Allocate resources across multiple parallel chip/block schedules.
  • Define global verification strategies; own testbench architecture from specs to sign-off.
  • Drive industry-leading verification methodology and automated flows across blocks to full-chip level.
  • Collaborate with Architecture, RTL Design, Physical Design, and Post-Silicon teams to ensure timely tape-out milestones.

Skills

SystemVerilog
UVM
Formal verification
ASIC/SoC verification
Emulation & hardware acceleration

Education

Bachelor's degree in Electrical Engineering, Computer Science, Computer Engineering
Master's degree in Electrical Engineering or Computer Science

Tools

Palladium
Zebu
Veloce
PCIe Gen6/7
CXL
HBM3
NVLink

Job description

This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world.Our culture thrives onfinding new and better ways to accelerate what’s next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

We are seeking a visionary and technically rigorous Design Verification Manager to lead our world-class silicon verification team. In this pivotal leadership role, you will architect, guide, and execute advanced verification strategies for high-performance, next-generation semiconductor products.

As a manager, you will bridge the gap between high-level architectural complexity and flawlessly executed silicon. You will be responsible for leading an elite engineering group, driving the adoption of cutting-edge methodology, and ensuring zero-bug tape-outs. If you thrive on solving complex microarchitectural puzzles, scaling high-performing teams, and pushing the boundaries of pre-silicon validation quality, this role offers an unparalleled opportunity to make an industry-wide impact.

Key Responsibilities

Team Leadership & Mentorship: Manage, inspire, and grow a team of high-performing design verification engineers. Foster a culture of technical excellence, continuous learning, and collaborative accountability.

Allocating resources effectively across multiple parallel chip/block schedules.

Verification Strategy & Architecture: Define global verification strategies, infrastructure, and execution plans for complex SoC and IP blocks. Own the testbench architecture from initial specifications down to structural sign-off.

Methodology Champion: Drive standard-setting execution using industry-best paradigms, ranging from advanced functional metric tracking to pioneering automated flows. Lead the team across block, sub-system, and full-chip verification environments.

Cross-Functional Collaboration: Align closely with Architecture, RTL Design, Physical Design, and Post-Silicon validation teams to identify coverage gaps, debug system-level failures, and ensure timely tape-out milestones.

Core Technical Domain Expertise

The ideal candidate is a hands-on technical authority capable of conducting rigorous code reviews, mentoring senior staff, and charting verification roadmaps across the following pillars:

Languages & Frameworks: Deep, expert-level fluency inSystemVerilogand Universal Verification

Methodology (UVM) architecture.

Formal Verification: Proven track record of leveraging formal methods to definitively

mathematically prove block-level assertions and catch deep corner-case bugs.

Emulation & Hardware Acceleration: Strategic experience utilizing emulation platforms (e.g., Palladium, Zebu, Veloce) to shift-left software integration and accelerate massive system-level test suites.

Qualifications

Minimum Qualifications:

Education:Bachelor’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a closely related technical field.

Verification Experience:10+ years of deep, hands-on industry experience in pre-silicon ASIC/SoC Design Verification.

Leadership Experience:5+ years of dedicated engineering management or formal team leadership experience directly managing engineering headcount, performance reviews, and project delivery schedules.

Proven mastery building scalable UVM-compliant testbenches from scratch.

Preferred Qualifications:

Advanced Education: Master's degree or Ph.D. in Electrical Engineering or Computer Science.

AI/ML in Verification: Exposure to, or hands-on experience implementing, Artificial Intelligence and Machine Learning techniques within verification pipelines (e.g., using AI/ML for smart stimulus generation, coverage convergence acceleration, automated bug triage, or regression optimization).

Experience with multi-protocol high-speed interfaces (e.g., PCIe Gen6/7, CXL, HBM3,NVLink).

Demonstrated capability to manage globally distributed engineering teams.

What We Can Offer You:

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Job:

Job Level:

Manager_2

"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 174,000 - 352,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

Hewlett Packard Enterprise is a global edge-to-cloud company focused on driving innovation and technology solutions for businesses across diverse industries.

IT Services and IT Consulting Professional Services

Where they work

Headquarters Houston, Texas

1701 E Mossy Oaks Rd Spring, Houston, Texas 77389, US

Location Sunnyvale, California, United States

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Manager
Design Verification Manager

Hobbsnews • Sunnyvale (CA)

On-site
USD 174,000 - 353,000
Senior ASIC verification engineer
Senior ASIC verification engineer

Hobbsnews • Roseville (CA)

On-site
USD 153,000 - 311,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hobbsnews • Sunnyvale (CA), Northern (KY)

Hybrid
USD 150,000 - 310,000
Design Verification Manager
Design Verification Manager

BayOne Solutions • Sunnyvale (CA)

Hybrid
USD 180,000 - 240,000
Relocation assistance
Senior Methodologist for AIML Enhanced Design/Verification
Senior Methodologist for AIML Enhanced Design/Verification

Hobbsnews • Sunnyvale (CA), Northern (KY)

Hybrid
USD 174,000 - 353,000
Principal ASIC Verification Engineer
Principal ASIC Verification Engineer

Hewlett Packard Enterprise Development LP • Sunnyvale (CA)

On-site
USD 174,000 - 353,000
Health benefits
Professional development
Inclusive culture
Senior Methodologist for AIML Enhanced Design/Verification
Senior Methodologist for AIML Enhanced Design/Verification

Hewlett Packard Enterprise • Sunnyvale (CA)

On-site
USD 174,000 - 353,000
Senior ASIC Design Verification Engineer - Slingshot
Senior ASIC Design Verification Engineer - Slingshot

Hobbsnews • Chippewa Falls (WI)

Hybrid
USD 135,000 - 311,000
Sr Principal VLSI Engineer
Sr Principal VLSI Engineer

Hewlett Packard Enterprise Company • Sunnyvale (CA)

Hybrid
USD 174,000 - 353,000
Health benefits
Professional development
Inclusive culture