Principal ASIC Verification Engineer

Hewlett Packard Enterprise Development LP

Sunnyvale (CA)

Hybrid

USD 174,000 - 353,000

Full time

5 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health benefits
Professional development
Inclusive culture

Job summary

Hewlett Packard Enterprise is seeking a Principal ASIC Verification Engineer in Sunnyvale, CA for a hybrid role with 2 days per week in the office. You will lead block- and subsystem-verification efforts, develop and maintain advanced UVM environments, and perform constrained random testing to achieve coverage closure.

Collaboration with cross-functional teams is essential to deliver high-quality ASICs/SoCs. A track record of 15+ years in ASIC/SoC verification is required.

Qualifications

  • 15+ years of ASIC/SoC verification experience with ownership from test plan to coverage closure.
  • Strong SystemVerilog and UVM expertise; ability to build environments from scratch.
  • Deep understanding of randomization, constraints, coverage, and assertions (SVA).
  • Hands-on verification planning, coverage analysis, and complex SoC debugging.

Responsibilities

  • Own and drive block-level or subsystem verification efforts from test plans to coverage closure.
  • Develop, enhance, and maintain advanced UVM verification environments (agents, sequences, scoreboards).
  • Perform constrained random testing and debug of complex SoC designs.
  • Analyze simulation results with Cadence Xcelium, Synopsys VCS, Mentor Questa; debug waveforms.
  • Collaborate with cross-functional teams to deliver high-quality ASIC/SoC.

Skills

SystemVerilog & UVM
Test planning & coverage
Debugging complex SoCs
Assertions (SVA)
Randomization & constraints

Tools

Cadence Xcelium
Synopsys VCS
Mentor Questa

Job description

Principal ASIC Verification Engineer

This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.

Who We Are

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description

This is a Hybrid role based in Sunnyvale, CA with an expectation that you’ll be in the office 2 days per week. HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches. Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips. As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow. Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.

Position Summary

We are seeking a highly motivated Senior ASIC Verification Engineer to join our networking silicon development team.

Key Responsibilities
  • Own and drive block-level or subsystem verification efforts, from creating test plans to achieving comprehensive coverage closure.
  • Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models.
  • Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met.
  • Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality.
  • Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables.
Required Skills and Qualifications
  • 15+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure.
  • Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch.
  • Deep understanding of randomization, constraints, functional coverage, and assertions (SVA).
  • Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs.
  • Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging.
Preferred Skills and Experience
  • Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces.
  • Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs.
  • Exposure to emulation environments, hardware acceleration, or traffic-model integration.
  • Knowledge of coverage analytics, regression dashboards, and continuous-integration flows (e.g., Jenkins).
  • Understanding of low-power (UPF) or formal verification methodologies.
  • Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure.
  • Experience with post-silicon bring-up and debug is a plus.
  • Familiarity with emulation environments and debug flows is desirable.
What We Can Offer You
  • Health & Wellbeing We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
  • Personal & Professional Development We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.
  • Unconditional Inclusion We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Job

Engineering

Job Level

TCP_05

Salary

The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. - United States of America: Annual Salary USD 174,000 - 352,500 in California The listed salary range reflects base salary. Variable incentives may also be offered.

Employee Benefits Information

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

Equal Employment Opportunity

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need.

Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together.

EEO Protected

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

E-Verify

HPE is an E-Verify employer. E-Verify is an Internet-based system that compares information from an employee's Form I-9, Employment Eligibility Verification, to data from U.S. Department of Homeland Security and Social Security Administration records to confirm the employment eligibility of all newly hired employees. For more information click here.

Accessibility

HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here. Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.

Disclosure of Sensitive Personal Data

Please ensure the resume you submit to us does not include any sensitive personal data. Sensitive personal data includes data revealing information about your racial or ethnic origin, political opinions, religious or philosophical beliefs, trade union membership, health, sex life or sexual orientation. To the extent the resume you submit does contain this type of personal data, you consent to the storing and processing of this data by HPE for the purpose of reviewing and managing your application.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
Principal ASIC Verification Engineer
Principal ASIC Verification Engineer

Hewlett Packard Enterprise Company in • Sunnyvale (CA)

Hybrid
USD 174,000 - 353,000
Health benefits
Career development programs
Inclusive culture
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hobbsnews • Sunnyvale (CA), Northern (KY)

Hybrid
USD 150,000 - 310,000
ASIC Verification Engineer
ASIC Verification Engineer

Hewlett Packard Enterprise Company • Sunnyvale (CA)

Hybrid
USD 120,000 - 243,000
Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion
ASIC Verification Engineer
ASIC Verification Engineer

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 120,000 - 243,000
ASIC Verification Engineer
ASIC Verification Engineer

Hewlett Packard Enterprise Company in • Sunnyvale (CA)

Hybrid
USD 120,000 - 243,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise Company • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise Company in • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
Director, ASIC Design & Front-End Implementation
Director, ASIC Design & Front-End Implementation

Hewlett Packard Enterprise Company in • San Diego (CA)

On-site
USD 250,000 - 420,000
Design Verification Manager
Design Verification Manager

Hewlett Packard Enterprise • Sunnyvale (CA)

On-site
USD 174,000 - 353,000
Health benefits
Career development
Inclusive culture