Design Verification Intern -RISCV CPU

Tenstorrent University Jobs

Austin (TX)

On-site

USD 68,880 - 96,432

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading tech firm in Austin, TX is seeking interns for functional verification of high-performance CPUs designed for AI/ML applications. You will contribute to developing DV test plans, debug code, and gain hands-on experience in real-world engineering. Ideal candidates are currently enrolled in a relevant degree program and have experience with C++, SystemVerilog or similar languages. Competitive hourly compensation ranges from $50 to $70, depending on experience and skills.

Qualifications

  • Passionate about computer architecture and curious about how cutting-edge CPUs actually work.
  • Strong academic record in relevant degree programs.
  • Comfortable at both software and hardware levels, including assembly and RTL.

Responsibilities

  • Contribute to functional verification of high-performance CPUs.
  • Help develop DV test plans and testbenches.
  • Debug RTL code and assist in design changes.
  • Build tools and write stimulus code for pre-silicon and post-silicon.

Skills

C++
SystemVerilog
Scripting languages

Education

Enrolled in BS, MS, or PhD program in EE, CE, CS, or related field

Job description

Tenstorrent is leading the industry on cutting‑edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency.

With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors.

Our diverse team of technologists has developed a high‑performance RISC‑V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible.

We value collaboration, curiosity, and a commitment to solving hard problems.

We are growing our team and looking for contributors of all seniorities.

In this role, you will learn functional verification of high‑performance CPUs going into industry‑leading AI/ML architecture.

You will be mentored by and work alongside a group of highly experienced engineers across various domains of the AI chip.

This role is on‑site, 40 hours, based out of Santa Clara, CA or Austin, TX.

This is for our Fall 2026 Semester
Who You Are
  • Passionate about computer architecture and curious about how cutting‑edge CPUs actually work.
  • Enrolled in a BS, MS, or PhD program in EE, CE, CS, or a related field, with a strong academic record.
  • Experienced with C++, SystemVerilog, or scripting languages through coursework or personal projects.
  • Comfortable thinking at both the software and hardware level—including assembly and RTL.
What We Need
  • Contribute to the functional verification of high‑performance CPUs designed for general purpose and AI/ML applications.
  • Help develop DV test plans and testbenches for both ISA and microarchitecture‑level features.
  • Debug RTL code and assist in making real design changes that impact chip development.
  • Build tools and write stimulus code that can scale across pre‑silicon to post‑silicon environments.
What You Will Learn
  • Get hands‑on experience verifying state‑of‑the‑art AI/ML hardware with guidance from experienced engineers.
  • Explore how performance, RTL, and DV tools come together in a full‑chip environment.
  • Deepen your understanding of CPU design, ISA‑level verification, and system‑level debugging.
  • Work in a real‑world engineering team and gain exposure to industry‑standard workflows and toolchains.

Compensation for all interns at Tenstorrent ranges from $50/hr – $70/hr including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export‑controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Architecture Design Verification CPU Verification Fellow, RISC-V High-Performance Processor
Architecture Design Verification CPU Verification Fellow, RISC-V High-Performance Processor

Tenstorrent Inc. • Santa Clara (CA)

Hybrid
USD 100,000 - 500,000
CPU Core Performance Verification Intern - CPU/AI Hardware
CPU Core Performance Verification Intern - CPU/AI Hardware

Tenstorrent University Jobs • Austin (TX)

On-site
Highly competitive compensation package
Equal opportunity employer
Sr. Engineer, CPU RTL Design
Sr. Engineer, CPU RTL Design

Tenstorrent • California (MO)

Hybrid
USD 100,000 - 500,000
Highly competitive compensation package
Benefits and equal opportunity employer
Sr. Engineer, CPU RTL Design
Sr. Engineer, CPU RTL Design

Tenstorrent • Austin (TX)

On-site
USD 100,000 - 500,000
Highly competitive compensation package
Equal opportunity employer
Sr. Engineer, Performance Infrastructure
Sr. Engineer, Performance Infrastructure

Tenstorrent • Austin (TX)

Hybrid
USD 80,000 - 120,000
Highly competitive compensation package
Benefits package
Equal opportunity employer
Staff Engineer, RTL Implementation
Staff Engineer, RTL Implementation

Tenstorrent • California (MO)

Hybrid
USD 100,000 - 500,000
Hybrid work
Competitive compensation package
Equal opportunity employer
CPU Core Design Verification Test Generator Lead
CPU Core Design Verification Test Generator Lead

Tenstorrent • California (MO)

Hybrid
USD 100,000 - 500,000
Highly competitive compensation
Comprehensive benefits package
Equal opportunity employer
CPU Core Design Verification Test Generator Lead
CPU Core Design Verification Test Generator Lead

Tenstorrent • Austin (CA)

Hybrid
USD 100,000 - 500,000
Highly competitive compensation package
Benefits
Equal opportunity employer
Engineering Program Manager, RISCV
Engineering Program Manager, RISCV

Tenstorrent • Austin (TX)

Hybrid
USD 100,000 - 500,000
Highly competitive compensation package
Benefits offered
CPU Core Design Verification Testbench Lead
CPU Core Design Verification Testbench Lead

Tenstorrent • California (MO)

Hybrid
USD 120,000 - 160,000