Design Verification Engineer

Capgemini Engineering; Santa Clara (CA); On-site; USD 97,700 - 182,624; Full time

Benefits offered by this job

Healthcare including dental and vision

401(k) plan

Paid parental leave

Paid time off

Social well-being benefits

Job summary

A leading engineering firm in Santa Clara is looking for a Design Verification Engineer to join their team. In this role, you will validate advanced System-on-Chip designs and work closely with architects and design engineers. The ideal candidate will have extensive experience with SystemVerilog, UVM, and a proactive approach to problem-solving. Competitive compensation and comprehensive benefits are offered.

Qualifications

• 7+ years of experience in pre-silicon design verification.
• Hands-on experience verifying SoCs with ARM Cortex microcontrollers.
• Familiarity with timing analysis.

Responsibilities

• Architect and implement scalable verification environments using SystemVerilog and UVM.
• Develop test plans and execute verification at both block and chip levels.
• Drive continuous improvement by identifying verification gaps.

Skills

SystemVerilog

UVM

Python

C-shell scripting

Verification methodologies

Analytical skills

Problem-solving skills

Education

Bachelor’s degree in Electrical Engineering or equivalent

Tools

Synopsys EDA tools

Cadence EDA tools

Job description

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Capgemini Engineering

About the Job You're Considering

Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC) designs that integrate embedded CPUs and analog mixed-signal interfaces. This role offers the opportunity to work with cutting-edge technologies and partner with architects and design engineers to deliver high-quality silicon solutions.

Your Role

• Architect and implement scalable verification environments using SystemVerilog and UVM for IP and SoC designs.
• Develop test plans and coverage metrics from design specifications, and execute verification at both block and chip levels.
• Automate environment setup and test generation using PERL and Python to improve efficiency and consistency.
• Perform failure analysis of RTL and gate-level simulations, collaborating with design teams to resolve issues.
• Create and execute low-power test cases using UPF or CPF to validate SoC power intent.
• Simulate real-world use-case scenarios in partnership with system architects.
• Drive continuous improvement by identifying verification gaps and enhancing methodologies.

Your Skills and Experience

• Bachelor’s degree in Electrical Engineering or equivalent, with 7+ years of experience in pre-silicon design verification.
• Expertise in SystemVerilog, UVM, and SV Assertions, with a strong grasp of functional coverage and verification methodologies.
• Proficiency in Python and C-shell scripting for automation and workflow optimization.
• Hands-on experience verifying SoCs with ARM Cortex microcontrollers and peripheral interfaces such as GPIO, UART, SPI, SW, JTAG, and I2C.
• Familiarity with Synopsys and Cadence EDA tools (e.g., NCVerilog, NCSIM, Simvision); experience with linting tools like Spyglass is a plus.
• Understanding of SDF-annotated simulations, parasitic delays, and timing analysis.
• Strong analytical, problem-solving, and communication skills, with a proactive and collaborative approach.

Life at Capgemini

Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer:

• Healthcare including dental, vision, mental health, and well-being programs
• Financial well-being programs such as 401(k) and Employee Share Ownership Plan
• Paid time off and paid holidays
• Paid parental leave
• Family building benefits like adoption assistance, surrogacy, and cryopreservation
• Social well-being benefits like subsidized back-up child/elder care and tutoring
• Mentoring, coaching and learning programs
• Employee Resource Groups
• Disaster Relief

About Capgemini Engineering

World leader in engineering and R&D services, Capgemini Engineering combines its broad industry knowledge and cutting-edge technologies in digital and software to support the convergence of the physical and digital worlds. Coupled with the capabilities of the rest of the Group, it helps clients to accelerate their journey towards Intelligent Industry. Capgemini Engineering has more than 55,000 engineer and scientist team members in over 30 countries across sectors including Aeronautics, Space, Defense, Naval, Automotive, Rail, Infrastructure & Transportation, Energy, Utilities & Chemicals, Life Sciences, Communications, Semiconductor & Electronics, Industrial & Consumer, Software & Internet.

Capgemini Engineering is an integral part of the Capgemini Group, a global leader in partnering with companies to transform and manage their business by harnessing the power of technology. The Group is guided every day by its purpose of unleashing human energy through technology for an inclusive and sustainable future. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, cloud and data, combined with its deep industry expertise and partner ecosystem. The Group reported 2023 global revenues of €22.5 billion.

Get the Future You Want | www.capgemini.com

Capgemini discloses salary range information in compliance with state and local pay transparency obligations. The disclosed range represents the lowest to highest salary we, in good faith, believe we would pay for this role at the time of this posting, although we may ultimately pay more or less than the disclosed range, and the range may be modified in the future. The disclosed range takes into account the wide range of factors that are considered in making compensation decisions including, but not limited to, geographic location, relevant education, qualifications, certifications, experience, skills, seniority, performance, sales or revenue-based metrics, and business or organizational needs. At Capgemini, it is not typical for an individual to be hired at or near the top of the range for their role. The base salary range for the tagged location is [$97,700 - $182,624 / year].

This role may be eligible for other compensation including variable compensation, bonus, or commission. Full time regular employees are eligible for paid time off, medical/dental/vision insurance, 401(k), and any other benefits to eligible employees. Note: No amount of pay is considered to be wages or compensation until such amount is earned, vested, and determinable.

The amount and availability of any bonus, commission, or any other form of compensation that are allocable to a particular employee remains in the Company's sole discretion unless and until paid and may be modified at the Company’s sole discretion, consistent with the law

Disclaimer

Capgemini is an Equal Opportunity Employer encouraging diversity in the workplace. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status or any other characteristic protected by law.

This is a general description of the Duties, Responsibilities and Qualifications required for this position. Physical, mental, sensory or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodations do not pose an undue hardship.

Capgemini is committed to providing reasonable accommodations during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact.

Click the following link for more information on your rights as an Applicant http://www.capgemini.com/resources/equal-employment-opportunity-is-the-law

Please be aware that Capgemini may capture your image (video or screenshot) during the interview process and that image may be used for verification, including during the hiring and onboarding process.

Applicants for employment in the US must have valid work authorization that does not now and/or will not in the future require sponsorship of a visa for employment authorization in the US by Capgemini.

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Consulting

• Industries

  Engineering Services and IT Services and IT Consulting

Referrals increase your chances of interviewing at Capgemini Engineering by 2x

Inferred from the description for this job

401(k)

Disability insurance

Medical insurance

Vision insurance

Get notified about new Design Verification Engineer jobs in Santa Clara, CA.

Cupertino, CA $129,800.00-$212,800.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

San Jose, CA $136,000.00-$204,000.00 5 days ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

Design Verification Engineer at Santa Clara, CA (Onsite)

Mountain View, CA $107,900.00-$242,000.00 3 weeks ago

Physical Design and Verification Engineer

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

Mountain View, CA $107,900.00-$242,000.00 1 week ago

Sunnyvale, CA $173,000.00-$249,000.00 2 weeks ago

San Jose, CA $140,000.00-$160,000.00 1 month ago

Santa Clara, CA $161,250.00-$260,000.00 6 months ago

ASIC Design Verification Engineer, Devices and Services

Mountain View, CA $156,000.00-$229,000.00 16 hours ago

Santa Clara, CA $96,000.00-$184,000.00 6 days ago

San Jose, CA $129,400.00-$177,900.00 4 days ago

Santa Clara, CA $108,000.00-$212,750.00 6 days ago

Advanced Physical Design and Verification Engineer (7036)

San Jose, CA $85,500.00-$134,000.00 1 day ago

San Jose, CA $130,000.00-$192,000.00 5 days ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.