Design Verification Engineer

Broadcom

San Jose (CA)

Vor Ort

USD 122.000 - 195.000

Vollzeit

vor 39 Stunden
Sei unter den ersten Bewerbenden

Eine vollständige Bewerbung in einer Minute

Maßgeschneiderter Lebenslauf und Anschreiben – versandbereit.

Schaffe es an den ATS-Filtern vorbei

Benefits dieser Stelle

Medical, dental & vision
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Paid holidays
Paid vacation

Zusammenfassung

Broadcom is seeking qualified individuals to join a high-performance design team working on SoC and IP development. You will contribute to state-of-the-art subsystem verification, collaborating with design and verification teams to meet customer requirements in a fast-paced environment.

The candidate should have extensive SystemVerilog/UVM experience, strong debugging skills, and excellent communication. A Bachelor's degree in EE/CS or equivalent is required, with 8+ years in industry and legal

Qualifikationen

  • Bachelor's degree or equivalent in Electrical and Electronic Engineering, Computer Science, or related field.
  • 8+ years of relevant industry work experience.
  • Fluent knowledge of RTL verification methodologies including SystemVerilog.
  • Strong experience in ASIC design verification flows and DV methodologies.
  • Proficient with object-oriented verification languages (OVM, UVM) and scripting (Python, Perl).
  • Excellent communication and teamwork skills.

Aufgaben

  • Verification environment development using SystemVerilog and UVM.
  • Designing verification components such as UVM agents and behavioral models.
  • Implementing coverage and assertions using SystemVerilog.
  • Developing random and directed test cases against the specification.
  • Analyzing and debugging simulation results and coverage.

Kenntnisse

SystemVerilog
UVM
RTL verification
C/C++
Perl
Scripting

Ausbildung

Bachelor's degree in Electrical and Electronic Engineering, Computer Science, or equivalent

Tools

Emulators
FPGA prototyping
SystemC
C/C++ tooling

Jobbeschreibung

Job Description: The ASIC Product Division at Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.

Job Description: The ASIC Product Division at Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.

Responsibilities include:
  • Verification environment development using modern verification techniques (System Verilog and UVM)
  • Designing verification components such as UVM agents, and behavioral models
  • Implementing coverage and assertions using System Verilog
  • Developing random and directed test cases against the specification
  • Analyzing and debugging simulation failures, as well as analyzing coverage results
Job Requirements:
  • A Bachelor's Degree in Electrical and Electronic Engineering, Computer Science, or equivalent
  • 8+ years relevant industry work experience.
  • Experience in verifying designs at system level and block level.
  • Fluent knowledge of RTL verification methodologies including System Verilog.
  • Strong experience in ASIC design verification flows and DV methodologies
  • Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, and scripting skills.
  • Strong and independent design debugging capability.
  • Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.
  • Demonstrated ability to analyze and resolve complex verification trade-off scenarios.
  • Highly productive individual contributor with a demonstrated technical capability in system and sub-block level verification
  • Must have legal authorization to work in the US
The candidate should have expertise in some (or preferably all) of the following areas:
  • Experience with hardware design and debug, C++/SystemC and other programming languages are a strong plus.
  • Experience working with Emulators and FPGA based prototyping is a plus.
  • Familiarity with overall chip design methodologies and tools
  • Knowledge of CPU, DDR, Bus Protocol, Network Protocol or DSP design preferred
Compensation And Benefits
  • The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
  • As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
  • Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
  • The company follows all applicable laws for Paid Family Leave and other leaves of absence.

R027239

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • San Jose (CA)

Vor Ort
USD 143.800 - 230.000
Medical, dental, and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+1
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • Broomfield (CO)

Vor Ort
USD 108.000 - 172.800
Medical, dental and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+1
IC Verification Engineer
IC Verification Engineer

Broadcom Inc. • Wayne (CA)

Vor Ort
USD 144.000 - 230.000
Medical coverage
401K matching
ESPP
+4
R&D Engineer IC Design 5
R&D Engineer IC Design 5

Broadcom Inc. • Wayne (CA)

Vor Ort
USD 144.000 - 230.000
Discretionary annual bonus
Equity grants
Comprehensive benefits (medical, dent,
ASIC Verification Engineer
ASIC Verification Engineer

Broadcom Inc. • Irvine (CA)

Vor Ort
USD 101.000 - 162.000
Medical plans
Dental plans
Vision plans
+6
R&D Digital Design Engineer
R&D Digital Design Engineer

Broadcom Inc. • San Jose (CA)

Vor Ort
USD 121.900 - 195.000
Discretionary annual bonus
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+1
Verification Engineer
Verification Engineer

Broadcom • San Jose (CA)

Vor Ort
USD 122.000 - 195.000
Equity grants
Annual equity awards
Medical insurance
+7
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

Vor Ort
USD 110.000 - 176.000
Discretionary annual bonus
Equity grant
Annual equity awards
+5
ASIC Design Automation Engineer
ASIC Design Automation Engineer

Broadcom Inc. • Fort Collins (CO)

Vor Ort
USD 129.000 - 207.000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+4
IC Verification Engineer
IC Verification Engineer

Broadcom Inc. • San Jose (CA)

Vor Ort
USD 144.000 - 230.000
Medical benefits
Dental benefits
Vision benefits
+2