Design Engineer - Timing Methodology

Socket.dev

Wayne (CA)

On-site

USD 144,000 - 230,000

Full time

7 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Broadcom is seeking an experienced Timing Sign-Off engineer to join the Central Engineering Timing Sign-Off group. The role focuses on developing and deploying timing sign-off methodologies for advanced technology nodes and leading complex SOC/3D/2.5D IC timing initiatives.

You will collaborate across teams, own simulations, and mentor others while delivering high-yield solutions on time. Proficiency with STA tools (Primetime/Tempus) and scripting (TCL/Python) is required, with tapeout

Qualifications

  • BS in EE/CS with 12+ years of industry experience or MS/PhD with 10+ years.
  • Strong hands-on experience in Timing Signoff methodology development and ownership.
  • Strong hands-on experience in SOC and 3D/2.5D IC timing signoff.
  • Strong hands-on experience with statistical data analysis and modeling.
  • Strong hands-on experience with silicon technologies, testability and yield.
  • Experience with Primetime, Tempus, and Innovus STA tools.
  • Scripting in TCL, Python, Perl, Unix shell and flow automation.
  • Experience with revision control, issue management and CI/CD tools.
  • Excellent communication, multitasking, and problem-solving abilities.

Responsibilities

  • Develop and deploy timing signoff methodologies for advanced technology nodes.
  • Design and implement SOC, 3D/2.5D IC & multi-die signoff solutions.
  • Participate & Lead in EDA flow development for Primetime, Tempus & Innovus.

Skills

Timing Signoff
SOC timing
3D/2.5D timing
Primetime
Tempus
Innovus
TCL scripting
Python scripting
Unix shell
Flow automation
Revision control
CI/CD tooling
Data analysis
Communication skills
Multitasking
Team collaboration

Education

BS in EE/CS 12+ years
MS/PhD in EE/CS 10+ years

Tools

Primetime
Tempus
Innovus
TCL
Python
Unix shell

Job description

Job Description

Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our group's mission is to provide advanced timing sign-off methodologies to Broadcom's chip teams with the goal of achieving best in class solutions with high yield and fully optimized margins. The candidate will participate and take ownership in Advanced Timing Sign-off methodology development and modeling for SOC and 3D/2.5D IC design. This includes complex studies and analysis of new concepts leading to design, development and improvement of existing and new solutions. The candidate should have experience in methodology development with deep knowledge of advanced silicon technologies, production testability and yield. The candidate should have Tapeout experience in high volume / high yield complex SOCs at advanced technology nodes. The candidate will be working closely with other experts across the company in a fast paced project oriented agile environment.

The candidate must have the ability to prioritize well, communicate clearly, proactively deliver practical and quality solutions on-time, work well with external and internal partners, and possess advanced IC design engineering skills. The candidate will be expected to work across multiple facets of projects and juggle multiple responsibilities at the same time.

Responsibilities
  • Develop and deploy timing signoff methodologies for advanced technology nodes.
  • Design and implement SOC, 3D/2.5D IC & multi-die signoff solutions.
  • Participate & Lead in EDA flow development for Primetime, Tempus & Innovus.
Qualifications

The minimum engineering experience required is typically a BS degree in EE/CS with 12+ years of industry experience, or an MS degree or Ph.D. degree in EE/CS with 10+ years of industry experience.

Strong hands-on experience in Timing Signoff methodology development and ownership.

Strong hands-on experience in SOC and 3D/2.5D IC timing signoff.

Strong hands-on experience with statistical data analysis and modeling.

Strong hands-on experience in silicon technologies, testability and yield.

Strong hands-on experience with industry standard STA tools such as Primetime and Tempus.

Strong hands-on experience developing scripts in TCL, Python, Perl, Unix shell and flow automation.

Experience with revision control, issue management/defect tracking, continuous integration, and continuous delivery/deployment tools.

Strong analytical skills and extremely detail oriented, organized and methodical.

Strong communication skills. Clear and concise.

Strong multitasking and context switching skills.

Optimistic yet pragmatic attitude.

Demonstrable skills for quick ramp-up.

Ability to stay calm under extreme pressure.

Team player.

Able to work with minimum supervision, handle ambiguity and drive problem solving to resolution autonomously.

Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+2
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Design Engineer - Flow Development
Design Engineer - Flow Development

Socket.dev • Wayne (CA)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Equity grants
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 122,000 - 195,000
Discretionary annual bonus
Equity grants
401(k) with company match
+3
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom Inc. • Wayne (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Competitive compensation
Discretionary annual bonus
Signal Integrity Engineer
Signal Integrity Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Discretionary annual bonus
Equity grant/stock awards
Medical, dental, vision benefits
+2
Senior Timing Signoff Engineer – Advanced SOC/3D IC
Senior Timing Signoff Engineer – Advanced SOC/3D IC

Broadcom Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+2
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Socket.dev • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+2