Datacenter Compute SoC Architect

MediaTek

San Jose (CA)

On-site

USD 211,000 - 356,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Life and disability insurance
Savings plan
Company paid holidays
Sick Leave
Vacation time
Parental leave
401K
Performance bonus

Job summary

MediaTek is seeking a seasoned Datacenter Compute SoC Architect to define and optimize next‑generation datacenter processors. You will balance power, performance, and area while meeting cloud-scale workloads, working with CPU cores, IPs, and performance teams.

You will lead RTL and silicon bring-up, collaborating with firmware, software, and packaging teams to deliver scalable DC silicon for AI infrastructure.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • 10+ years of proven industry experience in SoC/Compute/CPU architecture.
  • 3+ years focusing on high-performance server/datacenter or network processor SoCs.
  • Deep understanding of CPU architectures (ARM/x86/RISC-V) and Compute architectures.
  • Extensive knowledge of coherent fabrics and interconnects (CHI/AXI/NoCs).
  • Strong memory hierarchy, cache coherency, and memory technologies expertise.
  • Excellent written and verbal communication for cross-functional teams.

Responsibilities

  • Lead architectural definition of next‑generation datacenter Compute SoCs, including core counts and cache hierarchies.
  • Define requirements and drive decisions for IPs (PCIe Gen5/6, CXL, DDR5/HBM, NoC, security enclaves).
  • Perform PPA trade-off analysis to meet datacenter efficiency and perf-watt targets.
  • Collaborate on multi-die/chiplet packaging with D2D interconnects (UCIe) and thermal solutions.
  • Partner with firmware, OS, and cloud software to support hypervisors and cloud-native workloads.
  • Work with performance modeling to create C++/SystemC models and analyze simulations.
  • Provide technical leadership during RTL, verification, and silicon bring-up phases.

Skills

CPU architectures
Memory hierarchy
Interconnects
High-performance computing
Technical leadership

Education

Bachelor’s or Master’s degree in Electrical/Computer Engineering or related field

Tools

ARM AMBA CHI/AXI
NoC (Network-on-Chip)
DDR4/5, HBM
PCIe, CXL

Job description

Job Description

MediaTek’s Data Center team is at the forefront of innovation, driving the development of cutting-edge technologies that power the world's most advanced data centers. We are a dynamic group of system architects, packaging technology developers, and SoC design experts dedicated to creating high-performance, efficient, and reliable solutions. Our team collaborates closely to push the boundaries of technology, ensuring optimal performance, power efficiency, and scalability for data center applications. Join our Data Center team and be a part of the technological revolution that is shaping the future of data centers. If you are passionate about innovation and have the expertise to drive strategic technology development, we would love to hear from you. We are seeking a highly experienced and visionary Datacenter Compute SoC Architect to lead the definition, design, and optimization of our next-generation high-performance computing SoCs. In this critical role, you will be responsible for defining the system-on-chip architecture for scalable datacenter processors, balancing Power, Performance, and Area (PPA) constraints while meeting aggressive cloud-scale workloads. You will work cross-functionally with CPU/Compute core architects, IP designers, performance modeling teams, and software/firmware engineers to deliver world-class silicon that powers the future of cloud computing and AI infrastructure.

Key Responsibilities
  • SoC Architecture Definition: Lead the architectural definition of next-generation datacenter Compute SoCs, including core/instance counts, cache hierarchies, coherent interconnects, and memory subsystems.
  • IP Selection & Integration: Define requirements and drive decisions for third-party and internal IPs (e.g., PCIe Gen 5/6, CXL, DDR5/HBM controllers, Network-on-Chip/NoC, and security enclaves).
  • PPA Optimization: Conduct rigorous Power, Performance, and Area (PPA) trade-off analysis to ensure the SoC meets strict datacenter efficiency and performance-per-watt targets.
  • Advanced Packaging Strategy: Collaborate with packaging teams on multi-die/chiplet-based architectures, die-to-die (D2D) interconnect protocols (e.g., UCIe), and advanced thermal solutions.
  • HW/SW Co-Design: Partner closely with firmware, OS, and cloud infrastructure software teams to ensure the hardware architecture optimally supports modern hypervisors, cloud-native workloads, and virtualization technologies.
  • Performance Modeling: Work with the performance modeling team to define use cases, guide the creation of C++/SystemC architectural models, and analyze simulation data to identify bottlenecks.
  • Technical Leadership: Write detailed architecture specifications and serve as the technical lead during the RTL implementation, verification, and silicon bring-up phases. Location: open to San Jose, San Diego, Portland and Austin
Main Requirements and Qualifications
  • Education: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience: 10+ years of proven industry experience in SoC, Compute/CPU, or system architecture, with a minimum of 3 years focusing on high-performance server, datacenter, or network processor SoCs.
  • Technical Expertise:
    • Deep understanding of high-performance CPU architectures (ARM, x86, or RISC-V) or Compute architectures.
    • Extensive knowledge of coherent fabrics and interconnects (e.g., ARM AMBA CHI, AXI, proprietary NoCs).
    • Strong expertise in memory hierarchy, cache coherency protocols, and main memory technologies (DDR4/5, LPDDR, HBM).
    • Solid understanding of high-speed I/O interfaces (PCIe, CXL, Ethernet).
    • Communication: Exceptional written and verbal communication skills, with the ability to distill complex architectural concepts into clear specifications for cross-functional teams.
  • Salary range: $211,000- $356,000
Benefits
  • comprehensive health insurance coverage
  • life and disability insurance
  • savings plan
  • Company paid holidays
  • Sick Leave
  • Vacation time
  • Parental leave
  • 401K
  • Employee may be eligible for performance bonus, short and long term incentive programs.

MediaTek is an Equal Opportunity Employer that is committed to inclusion and diversity to all, regardless of age, ancestry, color, disability (mental and physical), exercising the right to family care and medical leave, gender, gender expression, gender identity, genetic information, marital status, medical condition, military or veteran status, national origin, political affiliation, race, religious creed, sex (includes pregnancy, childbirth, breastfeeding and related medical conditions), and sexual orientation.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Datacenter Compute SoC Architect
Datacenter Compute SoC Architect

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 211,000 - 356,000
Health insurance
Life insurance
Disability insurance
+5
Datacenter Compute SoC Performance Modeling Architect
Datacenter Compute SoC Performance Modeling Architect

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 211,000 - 356,000
Performance bonus
Health insurance
Life and disability insurance
+4
Datacenter Server CPU Platform Architect
Datacenter Server CPU Platform Architect

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 211,000 - 356,000
Performance bonus
Short/long term incentives
Health insurance
+1
Datacenter Compute Platform Architect
Datacenter Compute Platform Architect

MediaTek • San Jose (CA)

On-site
USD 211,000 - 356,000
Health insurance
Life and disability insurance
Savings plan
+5
Datacenter Compute SoC Perf/Power Modeling Architect
Datacenter Compute SoC Perf/Power Modeling Architect

MediaTek • San Jose (CA)

On-site
USD 211,000 - 356,000
Health insurance
Life Insurance
Disability insurance
+6
Datacenter Compute Accelerator Architect
Datacenter Compute Accelerator Architect

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 211,000 - 356,000
Health insurance
Disability insurance
Savings plan
+5
Datacenter Compute Accelerator Architect
Datacenter Compute Accelerator Architect

MediaTek • San Jose (CA)

On-site
USD 211,000 - 356,000
Health insurance
Life and disability insurance
Savings plan
+5
Senior CPU Power Delivery Engineer
Senior CPU Power Delivery Engineer

MediaTek Research Lab Inc. • Austin (TX)

On-site
USD 152,000 - 255,000
Comprehensive health insurance
401(k)
Paid time off (PTO)
Compute Subsystem Architect
Compute Subsystem Architect

MediaTek • San Jose (CA)

On-site
USD 211,000 - 356,000
Comprehensive health insurance coverage
401K
Paid holidays
Compute Subsystem Architect
Compute Subsystem Architect

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 211,000 - 356,000
Comprehensive health insurance coverage
401(k) plan
Paid vacation and holidays