CPU Power Management Verification Engineer

Apple Inc.

California (MO)

On-site

USD 120,000 - 180,000

Full time

4 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Apple is seeking a Processor Power Management Verification Engineer to join our processor verification team. You will work closely with architecture and RTL designers, develop test plans, and drive verification of Power Management and Clock Control logic across simulation and emulation environments.

The role emphasizes test development in SystemVerilog, assertions, formal verification, and coverage analysis.

Qualifications

  • Experience with digital logic, micro-processor architecture, or power management architecture.
  • Experience with digital design verification including knowledge of Verilog/System-Verilog based testbenches, transactors checkers.

Responsibilities

  • Work closely with architecture and RTL designers on verifying the functionality correctness of the Power Management and Clock Control logic
  • Develop and execute test plans and schedules for the power management and clock control logic
  • Develop tests in Assembly, Scripts, System Verilog, or vectors according to test plans to drive testing in simulation and emulation environments
  • Root cause failures and propose potential solution to the design team
  • Work with silicon bringup team on developing tests that work in the emulation and FPGA environments. Aid silicon debug in related part of the design
  • Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered
  • Develop checkers or Verilog/System Verilog-base transactor to verify the design
  • Write assertions and apply formal verification to the design

Skills

Digital logic
Micro-processor architecture
Power management architecture

Tools

Verilog/SystemVerilog

Job description

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want join us in these pursuits? Join us to help deliver the next groundbreaking Apple product!In this highly visible role, you will be at the center of a chip design effort collaborating with many teams, with a critical impact on getting functional products to millions of customers quickly. We are looking for a strong candidate to join our processor verification team focusing on Power Management and Clock Control verification.

Description

As a Processor Power Management Verification Engineer, you will have the responsibilities as follows:

  • Work closely with architecture and RTL designers on verifying the functionality correctness of the Power Management and Clock Control logic
  • Develop and execute test plans and schedules for the power management and clock control logic
  • Develop tests in Assembly, Scripts, System Verilog, or vectors according to test plans to drive testing in simulation and emulation environments
  • Root cause failures and propose potential solution to the design team
  • Work with silicon bringup team on developing tests that work in the emulation and FPGA environments. Aid silicon debug in related part of the design
  • Develop coverage monitors and analyze coverage to ensure all the test cases in the test plans are covered
  • Develop checkers or Verilog/System Verilog-base transactor to verify the design
  • Write assertions and apply formal verification to the design
Minimum Qualifications
  • - Experience with digital logic, micro-processor architecture, or power management architecture
  • - Experience with digital design verification including knowledge of Verilog/System-Verilog based testbenches, transactors checkers
  • - Programming skills include scripting languages such as Perl or Python
Preferred Qualifications
  • - Experience in processor or power management architecture and verification
  • - In-depth knowledge in design verification environments like random constraint verification and/or UVM base testbenches
  • - Experience in system Verilog assertions or silicon bringup or UPF and low power simulation
  • - Experience with advanced verification techniques such as formal verification is a plus
  • - Advanced programming skills such as object orientated programming or CPU assembly language is a plus
  • - Should be an extraordinary teammate with excellent communication skills with the ability to articulate complex design issues during verification effort
  • - Be able to create and follow detailed work schedules and work independently on the verification efforts for a block/area of the design

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Power Management Verification Engineer
CPU Power Management Verification Engineer

Socket.dev • Austin (TX)

On-site
USD 120,000 - 180,000
CPU Processor Power Management Verification Engineer
CPU Processor Power Management Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 147,000 - 273,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1
CPU Design Verification Engineer
CPU Design Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 140,000 - 190,000
CPU Debug and Power Management Verification Engineer
CPU Debug and Power Management Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 140,000 - 210,000
CPU Top-Level Design Verification Engineer
CPU Top-Level Design Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Stock programs
Relocation assistance
Medical & dental coverage
CPU Verification Engineer
CPU Verification Engineer

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 180,000
CPU Processor Performance Verification Engineer
CPU Processor Performance Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Graphics Design Verification Engineer
Graphics Design Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Senior Microarchitecture & RTL Engineer—Power & Performance
Senior Microarchitecture & RTL Engineer—Power & Performance

Apple Inc. • United States

On-site
USD 150,400 - 277,600
CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • United States

On-site
USD 150,400 - 277,600