CPU Physical Design (RTL to GDS)

NUVACORE

Austin (TX)

On-site

USD 150,000 - 210,000

Full time

48 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Nuvacore is building a ground-up high-performance, low-power CPU for next-generation compute workloads. As a CPU Physical Design Engineer, you will drive end-to-end design closure from RTL to tape-out and collaborate with CAD and RTL teams to meet PPA targets.

The ideal candidate has extensive experience in CPU PD, strong scripting in Python/Perl/TCL, and a proven track record delivering production-grade designs on tape-out with excellent communication skills.

Qualifications

  • BS or MS degree in a technical field with 5+ years (IC) or 12+ years (lead) in CPU PD.
  • Proficient with industry-standard EDA tools and CPU design workflows.
  • Demonstrated tape-out experience and production‑level design delivery.
  • Strong experience optimizing PPA across CPU units and blocks.
  • Deep understanding of end-to-end physical design closure and signoff domains.
  • Knowledge of timing constraints in Functional and DFT modes.
  • Excellent communication and collaboration skills.

Responsibilities

  • Evaluate RTL and micro-architecture designs; provide feasibility feedback.
  • Drive end-to-end design closure from RTL to GDS/tape-out to meet PPA commitments.
  • Coordinate with CAD, RTL/µ-arch, and partner teams for seamless design execution.
  • Lead and adopt Tools, Flows, and Methodology to improve efficiency and best practices.

Skills

EDA tools
PPA optimization
Physical design closure
Timing constraints (Functional/DFT)
Communication & collaboration
Python/Perl/TCL scripting
Agentic AI tools usage

Education

BS or MS in Electrical Engineering / Computer Science or related

Tools

EDA tooling experience

Job description

Nuvacore is building ground-up high performance, low power CPU for next generation compute workloads. As a member of CPU - specific custom circuit design team, you will enable the design to achieve the target PPA Specifications for the product.

THE ROLE
As a CPU Physical Design (PD) Engineer, you will participate in the following :
  • Responsible for evaluating RTL and micro-Architecture designs, providing feasibility assessments and actionable feedback.
  • Responsible for driving end-to-end design closure from RTL to GDS/Tape-out, ensuring target PPAS (Power, Performance, Area & Schedule) commitments are met.
  • Responsible for coordinating and aligning with CAD, RTL/µ-arch, and other partner teams to ensure seamless execution throughout the design cycle.
  • Responsible for leading and influencing the definition and adoption of Tools, Flows, and Methodology (TFM) to drive design efficiency and establish team-wide best practices
MUST TO HAVE
  • Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in CPU physical design.
  • Proficient in industry-standard EDA tools with experience applied to CPU design workflows.
  • Demonstrated track record of successfully delivering production-level designs through tape-out.
  • Proven experience in PPA optimization across CPU units and design blocks.
  • Deep understanding of end-to-end physical design closure, spanning all signoff domains
  • Well-versed in timing constraints for both Functional and DFT (Design for Test) modes.
  • Strong communication and collaboration skills
Requirements — Nice To Have
  • Possess substantial years of experience in CPU unit-level implementation
  • Demonstrate ability to translate architectural intent into physical design decisions.
  • Bring proven experience in PPA-focused design execution for CPUs, including hands-on tool optimization to achieve power, performance, and area targets.
  • Hold a deep understanding of Physical Design (PD) signoff checks and methodologies, including FEV, VCLP, EM/IR, STA/EXT, and associated closure flows.
  • Exhibit thoroughness and precision in ECO (Engineering Change Order) flows.
  • Proficient in Python, Perl, or TCL to enhance design productivity and flow efficiency
  • Experience in using Agentic AI tools for productivity and automation.
We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU Physical Design (RTL to GDS)
CPU Physical Design (RTL to GDS)

NUVACORE • Santa Clara (CA)

On-site
USD 160,000 - 230,000
CPU Physical Design (RTL to GDS)
CPU Physical Design (RTL to GDS)

NUVACORE, Inc. • Town of Texas (WI), Northern (KY)

Hybrid
USD 120,000 - 210,000
CPU Physical Design (RTL to GDS) Physical Design Austin / Santa Clara · Hybrid
CPU Physical Design (RTL to GDS) Physical Design Austin / Santa Clara · Hybrid

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
CPU Physical Design (RTL Feasibility)
CPU Physical Design (RTL Feasibility)

NUVACORE • Austin (TX)

On-site
USD 140,000 - 220,000
CPU Physical Design (RTL Feasibility)
CPU Physical Design (RTL Feasibility)

NUVACORE • Santa Clara (CA)

On-site
USD 180,000 - 240,000
CPU Physical Design Integration
CPU Physical Design Integration

NUVACORE • Santa Clara (CA)

On-site
USD 180,000 - 240,000
CPU Physical Design Integration
CPU Physical Design Integration

NUVACORE • Austin (TX)

On-site
USD 150,000 - 210,000
Senior CPU Physical Design Engineer: RTL to GDS Tape-out
Senior CPU Physical Design Engineer: RTL to GDS Tape-out

NUVACORE, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
CPU Physical Design Engineer: RTL Feasibility & PPA
CPU Physical Design Engineer: RTL Feasibility & PPA

NUVACORE • Santa Clara (CA)

On-site
USD 180,000 - 240,000
CPU Physical Design Engineer: RTL Feasibility & PPA
CPU Physical Design Engineer: RTL Feasibility & PPA

NUVACORE • Austin (TX)

On-site
USD 140,000 - 220,000