CPU Physical Design CAD Engineer (Sr Staff)

QUALCOMM, Inc.

Santa Clara (CA)

On-site

USD 209,000 - 314,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. in the United States seeks a CPU Physical Design CAD engineer to build and support high-performance place-and-route flows, enabling best-in-class power, performance and area for custom CPUs.

You will collaborate with global CPU PD teams and engage with EDA vendors to shape tool roadmaps. You will develop new features, optimize methodologies and maintain flows, ensuring robust PPA and smooth project execution across multiple sites including Santa Clara, San Diego and

Qualifications

  • Masters degree in Electrical/Electronics Engineering or Computer Science.
  • Ten+ years of hands-on experience in place-and-route of high-performance chips - either in a design or CAD role.
  • High level of proficiency in Tcl as well as Python.
  • Experience with automation.
  • Experience with a wide variety of Physical Design tasks - ranging all the way from place-and-route, analysis, timing sign-off and PDV.
  • Experience with advanced technology nodes (5nm or lower).
  • Solid understanding of digital design, timing analysis and physical verification.
  • Strong user of industry-standard place-and-route tools such as Cadence Innovus.
  • Proven track record of managing and regressing place-and-route flows.

Responsibilities

  • Develop, integrate and release new features in our high-performance place-and-route CAD flow.
  • Architect and recommend methodology improvements to ensure our silicon has the best power, performance and area.
  • Maintain, support and debug implementation flows, and resolve project-specific issues.
  • Work closely with worldwide CPU physical design teams, and provide methodology guidance, tools/flows support and help achieve class-leading PPA.
  • Work with EDA vendors to define roadmap and to resolve tool issues.

Skills

Tcl
Python
Automation
Digital design
Timing analysis
Physical verification
PPA optimization
Place-and-route
Team collaboration
CAD flows

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

Cadence Innovus

Job description

Company: Qualcomm Technologies, Inc.

Job Area: Engineering Group, Engineering Group > CPU Engineering

General Summary:

Hiring in San Diego, Santa Clara and Austin

NUVIA is now part of Qualcomm. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability.

As CPU Physical Design CAD engineer, you will build and support the world’s best implementation tools and flows. Your tools and flows will ensure our custom CPUs have industry-leading power, performance and area.

Roles and Responsibilities
  • Develop, integrate and release new features in our high-performance place-and-route CAD flow
  • Architect and recommend methodology improvements to ensure our silicon has the best power, performance and area
  • Maintain, support and debug implementation flows, and resolve project-specific issues
  • Work closely with worldwide CPU physical design teams, and provide methodology guidance, tools/flows support and help achieve class-leading PPA.
  • Work with EDA vendors to define roadmap and to resolve tool issues
Preferred Qualifications
  • Masters degree in Electrical/Electronics Engineering or Computer Science
  • Ten+ years of hands-on experience in place-and-route of high-performance chips - either in a design or CAD role
  • High level of proficiency in Tcl as well as Python
  • Experience with automation
  • Experience with a wide variety of Physical Design tasks - ranging all the way from place-and-route, analysis, timing sign-off and PDV
  • Experience with advanced technology nodes (5nm or lower)
  • Solid understanding of digital design, timing analysis and physical verification
  • Strong user of industry-standard place-and-route tools such as Cadence Innovus
  • Proven track record of managing and regressing place-and-route flows
Minimum Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 6+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 5+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
  • PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits

$209,300.00 - $313,900.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr. Staff CPU Physical Design CAD Engineer
Sr. Staff CPU Physical Design CAD Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 198,700 - 298,100
CPU Integration & 3DIC CAD Engineer
CPU Integration & 3DIC CAD Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 176,000 - 263,000
Annual bonus program
RSU grants
Competitive benefits package
CPU Server Physical Design Engineer, Santa Clara
CPU Server Physical Design Engineer, Santa Clara

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 148,000 - 222,000
CPU Physical Design Engineer (Austin)
CPU Physical Design Engineer (Austin)

Qualcomm • Austin (TX)

On-site
USD 130,000 - 194,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Qualcomm • Austin (TX)

On-site
USD 195,000 - 325,000
Discretionary bonus program
RSU grants
Comprehensive benefits
CPU Integration CAD Engineer
CPU Integration CAD Engineer

Qualcomm • Austin (TX)

On-site
USD 167,100 - 250,700
Annual discretionary bonus program
Opportunity for annual RSU grants
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Qualcomm • San Diego (CA)

On-site
USD 116,000 - 173,000
Physical Design Engineer (Engineer up to Principal Level)
Physical Design Engineer (Engineer up to Principal Level)

Qualcomm • San Diego (CA), Northern (KY)

On-site
USD 123,000 - 250,000
CPU STA CAD Engineer
CPU STA CAD Engineer

QUALCOMM, Inc. • Santa Clara (CA), San Diego (CA), Austin (TX)

On-site
USD 199,000 - 298,000
CPU Verification Engineer, Director
CPU Verification Engineer, Director

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 253,000 - 379,000