CPU Cache Microarchitect/RTL Engineer

Apple Inc.

United States

On-site

USD 150,000 - 278,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock programs
Relocation assistance
Education reimbursement

Job summary

Apple Inc. in Santa Clara, CA is hiring an experienced CPU Cache Microarchitect/RTL Engineer to drive multi-level cache subsystem architecture for multi-processor systems.

You will own micro-architecture development, RTL ownership, verification support, and performance exploration to ensure timing, area and power goals are met, collaborating with a multi-functional team.

Qualifications

  • BS degree required with 3+ years of industry experience.
  • Experience with microprocessor architecture and timing/power considerations.
  • Proficiency in Verilog or VHDL and waveform debugging.

Responsibilities

  • Own or contribute to CPU cache microarchitecture development and specification.
  • Own RTL design, and drive verification and discussion for performance targets.
  • Support test bench development and formal methods for functional verification.

Skills

Microprocessor architecture
Timing and power aware design
Verilog/VHDL
Simulation/waveform debugging
C/C++ programming

Education

Bachelor's degree in Electrical Engineering / Computer Science

Tools

Verilog/VHDL tools
Simulation tools
Python/Perl scripting

Job description

Santa Clara, California, United States Hardware

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the iPhone, iPad, Watch, Vision Pro, and Mac. We are looking for an experienced engineer who can drive CPU multi-level cache subsystem architecture and RTL development for multi-processor systems.

Description

As a CPU Cache Microarchitect/RTL Engineer, you will own or participate in the following:

  • Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification
  • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals
  • Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification
  • Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance
  • Design delivery - work with multi-functional engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and power
Minimum Qualifications
  • Minimum BS and 3+ years of relevant industry experience
  • Experience with microprocessor architecture
  • Experience with logic design principles with timing and power implications
  • Experience in Verilog or VHDL
  • Experience with simulators and waveform debugging process
Preferred Qualifications
  • Expertise in one or more of the following areas: coherence protocols and interconnects, high performance (low latency, high bandwidth) design techniques, memory subsystem queuing, scheduling, starvation and deadlock avoidance, SRAM design basics, multiple clock/power domains and power management strategies, prefetchers, replacement policies, debug capabilities, DFT strategies, error detection and correction
  • Understanding of low power microarchitecture techniques
  • Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
  • Experience in C or C++ programming
  • Experience using an interpretive language such as Perl or Python

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Cache Microarchitect/RTL Engineer
CPU Cache Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 129,000 - 195,000
Medical coverage
Dental coverage
Retirement benefits
+3
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Medical & dental coverage
Retirement benefits
Employee stock purchase plan
+2
CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • United States

On-site
USD 150,400 - 277,600
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc. • Santa Clara (CA)

On-site
USD 150,400 - 277,600
Medical & dental
Stock programs
Tuition reimbursement
+1
Senior Microarchitecture & RTL Engineer—Power & Performance
Senior Microarchitecture & RTL Engineer—Power & Performance

Apple Inc. • United States

On-site
USD 150,400 - 277,600
CPU Implementation Engineer
CPU Implementation Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Medical and dental coverage
Retirement benefits
Employee stock plan
+1
CPU Power Management Microarchitect/RTL Engineer
CPU Power Management Microarchitect/RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Microarchitect/RTL Engineer
CPU Microarchitect/RTL Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000