CPU Core Physical Design Engineer

Talanto

Folsom, Northern (CA, KY)

Hybrid

USD 106,000 - 173,000

Full time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock bonuses
Health benefits
Vacation

Job summary

••••• is seeking a motivated engineer to join its US CPU design team in California. You will contribute to physical design flows for custom CPUs, from RTL to GDS, and collaborate with cross-functional teams.

The role emphasizes timing, power, and verification with a hybrid work model in the US. A bachelor's or master's in a STEM field and 1+ years of VLSI experience are preferred.

Qualifications

  • Bachelor's degree in computer engineering, CS or Electrical/Electronic Engineering or any STEM related degree with 1+ years of experience.
  • 3+ months of experience in VLSI circuit design and synthesis.
  • 3+ months of experience in Static timing analysis.
  • 3+ months of experience in Low power design.
  • Tcl/Perl/Python programming is a plus.

Responsibilities

  • Implement physical design flows for custom CPU designs, transitioning from RTL code to GDS format.
  • Conduct synthesis, place and route, clock tree synthesis, and floor planning processes.
  • Perform static timing analysis, reliability verification, and power distribution optimization.
  • Execute verification and signoff processes, including formal equivalence and layout validation.
  • Partner with cross-functional teams to optimize CPU microarchitectures.
  • Collaborate with EDA vendors to enhance tools for high-speed, low-power CPUs.
  • Develop methodologies and automation flows to improve design processes.

Skills

Python
Go

Job description

Full time · Hybrid · US, California, Folsom


Python Go


Important: if an employer asks you to log into their system via iCloud or Google, send a code, an SMS or Telegram password, run some code, or install software — refuse. These are signs of fraud.


Job Description:


••••• is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at •••••, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.


We're looking for a motivated and talented engineer to join the US CPU design team. In this role you will be critical to the development of next generation CPU's designed to power the AI revolution.


Business Group


You will join the Data Center Group (DCG), a global leader in developing cutting-edge technologies that power the infrastructure of the digital economy. This team is at the forefront of enabling advancements in cloud computing, artificial intelligence, and data analytics, delivering world-class solutions that support •••••'s broader mission of creating world-changing technology. DCG fosters collaboration across diverse disciplines to design and optimize CPUs that meet the demands of today's data-driven world.


Key Responsibilities



  • Implement physical design flows for custom CPU designs, transitioning from RTL code to GDS format.

  • Conduct synthesis, place and route, clock tree synthesis, and floor planning processes.

  • Perform static timing analysis, reliability verification, and power distribution optimization.

  • Execute verification and signoff processes, including formal equivalence, electrical rule checking, and layout validation.

  • Partner with cross-functional teams, including logic, circuit, architecture, and design automation experts, to optimize CPU microarchitectures.

  • Collaborate with EDA vendors to enhance tool capabilities that support the design of high-speed, low-power CPUs.

  • Develop and refine methodologies and automation flows to improve design processes and efficiency.


Highly qualified candidates will possess the following Behavioral traits:



  • Strong problem solving.

  • Tolerance of ambiguity.


Minimum Qualifications:



  • The candidate must possess a bachelor's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 1+ years of experience OR master's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree.

  • 3+ months of experience in VLSI circuit design and synthesis.

  • 3+ months of experience in Static timing analysis.

  • 3+ months of experience in Low power design.


Preferred Qualifications:



  • Tcl/Perl/Python programming.


Benefits: We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at •••••.


Job Type: College Grad


Shift: Shift 1 (United States of America)


Primary Location: US, California, Folsom


Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.


Position of Trust: N/A


Annual Salary Range for jobs which could be performed in the US: $105,650.00-172,860.00 USD. The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.


Work Model for this Role: This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned ••••• site and off-site. Job posting details (such as work model, location or time type) are subject to change.


•••• is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Core Physical Design Engineer
CPU Core Physical Design Engineer

Intel • Folsom (CA)

Hybrid
USD 106,000 - 200,000
Hybrid work model
Stock bonuses
Health benefits
CPU Circuit Memory Design Engineer
CPU Circuit Memory Design Engineer

Talanto • Austin (TX), Northern (KY)

Hybrid
USD 142,000 - 200,000
Hybrid work model
Stock bonuses
Health benefits
+1
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 164,000 - 269,000
Stock bonuses
Health plan
Retirement plan
+1
Senior Physical Design Integration Engineer
Senior Physical Design Integration Engineer

Intel Corporation • Folsom (CA), Northern (KY)

Hybrid
USD 256,000 - 361,000
Health insurance
Retirement plan
Vacation
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 164,000 - 270,000
Stock bonuses
Health insurance
Retirement plan
+1
Senior Physical Design Integration Engineer
Senior Physical Design Integration Engineer

Intel Corporation • Santa Clara (CA)

Hybrid
USD 256,000 - 362,000
Competitive pay
Stock bonuses
Health benefits
+2
CPU Validation Engineer
CPU Validation Engineer

Talanto • Austin (TX), Northern (KY)

Hybrid
USD 106,000 - 200,000
RTL Design Engineer
RTL Design Engineer

Talanto • Hillsboro (OR)

Hybrid
USD 91,000 - 129,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 106,000 - 200,000
Stock bonuses
Health benefits
Vacation
CPU Core Logic Designer
CPU Core Logic Designer

Intel • Folsom (CA)

Hybrid
USD 122,440 - 172,860
Stock bonuses
Health insurance
Retirement plan
+1