CPU CDC/RDC/STA Engineer

Apple Inc.

Santa Clara (CA)

Sur place

USD 180 000 - 240 000

Plein temps

14 jours+
Générateur de candidature

Obtenez une réponse de cet employeur — un CV et une lettre de motivation adaptés exactement à ce qu’il recherche.

Passez les filtres ATS

Résumé du poste

Apple Inc. in Santa Clara is seeking a senior hardware verification engineer to own the CDC/RDC sign-offs for CPU designs, collaborate with RTL and DV teams, and drive robust STA checks across multi-clock domains.

The role requires deep Verilog/SystemVerilog expertise, experience with CDC/RDC, EDA tools such as Synopsys or Real Intent, TCL/Perl scripting, and a track record of delivering safe, scalable designs in complex SoC environments.

Qualifications

  • Minimum BS and 10+ years of relevant industry experience.
  • Experience with Clock-Domain Crossing (CDC) and Reset Domain Crossing (RDC).
  • Experience with at least one of the following: Synopsys or Real Intent tool.
  • Scripting experience in TCL or Perl.
  • Experience in Verilog.

Responsabilités

  • Develop, improve, and maintain CDC and RDC sign-offs for CPU designs.
  • Collaborate with RTL and DV teams to specify SystemVerilog assertions for CDC/RDC/STA constraints.

Connaissances

CDC
RDC
Verilog
SystemVerilog
SVA (SystemVerilog Assertions)
TCL
Perl
EDA tools (Synopsys/Real Intent)
Spyglass/PrimeTime/Meridian

Formation

BS in Electrical Engineering or related field

Outils

Synopsys tools
Real Intent tools
Spyglass
PrimeTime
Meridian

Description du poste

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want to join us in these pursuits? Join us to help deliver the next groundbreaking Apple product!

Description

In this role, you will be:

  • Responsible for developing, improving, and maintaining the CDC and RDC sign-offs for CPU designs
  • Working with RTL and DV teams to recommend System Verilog assertions needed to support CDC/RDC/STA constraints and assumptions
  • Highlighting to the RTL team any CDC/RDC issues and recommending solutions to them and educating them on CDC/RDC issues and the importance of structurally safe solutions to each issue
  • Responsible for developing, enhancing, and maintaining key STA checks and associated sign-offs for our CPUs including things needed to complement CDC/RDC
  • Responsible for debugging vendor tool problems and collaborate with designers to help solve their problems
  • Working closely with EDA vendor representatives to drive improvements and new methodologies
  • Working closely with RTL, Verification, CAD, and Physical Design teams
Minimum Qualifications
  • Minimum BS and 10+ years of relevant industry experience
  • Experience with Clock-Domain Crossing (CDC) and Reset Domain Crossing (RDC)
  • Experience with at least one of the following: Synopsys or Real Intent tool
  • Scripting experience in TCL or Perl
  • Experience in Verilog
Preferred Qualifications
  • Experience in SystemVerilog Assertions (SVA) and Design Verification (DV) Simulations
  • Experience in multi-clock-domain RTL design
  • Knowledge in Spyglass, VC-Static, PrimeTime, or Meridian is a plus

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

CPU CDC/STA Engineer
CPU CDC/STA Engineer

Apple Inc. • États-Unis

Sur place
USD 150 400 - 277 600
CPU CDC/RDC/STA Engineer
CPU CDC/RDC/STA Engineer

Apple Inc. • Beaverton (OR)

Sur place
USD 120 000 - 150 000
CPU CDC/STA Engineer
CPU CDC/STA Engineer

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybride
USD 150 000 - 278 000
Medical and dental coverage
Retirement benefits
Employee stock programs
CPU CDC/STA Engineer - SV Assertions & Timing Sign-off
CPU CDC/STA Engineer - SV Assertions & Timing Sign-off

Apple Inc. • États-Unis

Sur place
USD 150 400 - 277 600
Senior CPU CDC/RDC Engineer – SystemVerilog & RTL
Senior CPU CDC/RDC Engineer – SystemVerilog & RTL

Apple Inc. • Santa Clara (CA)

Sur place
USD 180 000 - 240 000
FE RTL Infrastructure - CAD Engineer
FE RTL Infrastructure - CAD Engineer

Apple Inc. • Beaverton (OR)

Sur place
USD 100 000 - 130 000
CPU Top-Level Design Verification Engineer
CPU Top-Level Design Verification Engineer

Apple Inc. • Santa Clara (CA)

Sur place
USD 129 300 - 194 700
Stock programs
Relocation assistance
Medical & dental coverage
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Waltham (MA)

Sur place
USD 116 400 - 203 000
CAD Engineer – Design Verification Methodology
CAD Engineer – Design Verification Methodology

Apple Inc. • Austin (TX)

Sur place
USD 90 000 - 120 000
SoC Physical Design Engineer, STA/Timing
SoC Physical Design Engineer, STA/Timing

Apple Inc. • Austin (TX)

Sur place
USD 150 000 - 230 000