ASICS Design Verification Engineer-Senior

Socket.dev

San Diego (CA)

On-site

USD 116,000 - 173,000

Full time

7 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. in San Diego seeks a verification engineer to contribute to the full pre-silicon verification lifecycle for digital power IPs. You will design testplans, build advanced testbenches, and work with SystemVerilog-UVM, coverage, and formal verification.

Responsibilities include developing block-level test environments, automating verification flows, and ensuring robust validation prior to tape-out. A strong background in ASIC design/verification and C/C++ is preferred.

Qualifications

  • Bachelor's degree in Science, Engineering, or related field required with 2+ years ASIC design/verification experience.
  • Master's degree in Science, Engineering, or related field with 1+ year experience is desirable.
  • PhD in Science, Engineering, or related field is considered.

Responsibilities

  • Perform pre-silicon test planning for digital power IPs.
  • Develop testbenches using SystemVerilog-UVM and coverage.
  • Create assertion models and apply formal verification.
  • Develop automation to improve verification efficiency.

Skills

ASIC design
SystemVerilog
Verilog
UVM
C/C++ programming
Scripting: Python/Perl
Formal verification
AMBA AXI/ARB

Education

Bachelor's degree in Science/Engineering or related field
Master's degree in Science/Engineering or related field
PhD in Science/Engineering or related field

Tools

SystemVerilog
UVM
Verilog
VHDL
Formal verification tools

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.

The team is responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support. The responsibility of the position involves comprehensive pre-silicon test planning for digital power IP's, its testbench development using the advanced verification methodology such as SystemVerilog-UVM, coverage development, assertion model development and formal verification (property checking). Learn and deploy power-aware UPF verification flow and methodology. Involve in developing automation to improve verification efficiency.

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.

Qualifications

  • Bachelor's degree in Engineering, Science, or a closely related field
  • 2+ years of experience with ASIC design and verification tools, techniques, and methodology

Preferred Qualifications

  • Master’s degree in Computer Science, Electrical Engineer, Computer Engineering, or a closely related field
  • 6+ years of experience with ASIC design and verification tools, techniques, and methodology
  • 6+ years of experience with digital design concepts and RTL languages such as SystemVerilog or Verilog, or VHDL.
  • 6+ years of experience with computer architecture fundamentals, Object-oriented programming concepts and C or C++ programming skills.
  • 6+ years of experience with developing block-level testbench environment using SystemVerilog
  • 6+ years of experience with verification methodologies through coursework or past experiences such as UVM or OVM and exposure to Assertion based Formal Verification
  • 6+ years of experience with scripting/automation skills using either Perl or python
  • Experience with AMBA Bus protocol (AXI/AHB/APB etc) is desirable (not mandatory)
  • Knowledge or experience with Assertion Based Formal Verification is desirable (not mandatory)

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$115,600.00 - $173,400.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASICS Design Verification Engineer-Senior
ASICS Design Verification Engineer-Senior

Qualcomm • San Diego (CA)

On-site
USD 116,000 - 173,000
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive salary
Discretionary bonus program
Annual RSU grants
+1
ASICS Design Verification Engineer-Senior San Diego, California, United States of America ASICS Engineering
ASICS Design Verification Engineer-Senior San Diego, California, United States of America ASICS Engineering

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 116,000 - 173,000
Annual discretionary bonus
RSU grants
Competitive benefits package
+1
ASIC Design Verification Engineer (Santa Clara, CA)
ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm • Santa Clara (CA)

On-site
USD 153,200 - 229,800
Competitive annual discretionary bonus
RSU grants
Accessible workplace
+1
SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
SOC Design Verification Engineer
SOC Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
Physical Design Engineer
Physical Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000
SOC Verification and Methodology Engineer - SCL
SOC Verification and Methodology Engineer - SCL

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
SOC Verification and Methodology Engineer - SCL
SOC Verification and Methodology Engineer - SCL

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus
RSU grants
Staff Memory Controller Architecture and Design Engineer
Staff Memory Controller Architecture and Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000