Staff Memory Controller Architecture and Design Engineer

Qualcomm

San Diego (CA)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. in San Diego is seeking an ASIC Engineer to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP/SoC development for high performance, low power products.

You will collaborate across software and hardware teams to shape implementation strategies that meet system requirements. The role requires strong ASIC design/verification experience and the ability to communicate with senior leadership, with opportunities to

Qualifications

  • Bachelor's degree with 4+ years ASIC experience.
  • Master's degree with 3+ years ASIC experience.
  • PhD with 2+ years ASIC experience.

Responsibilities

  • Define, model, design, verify, validate, implement, and document IP/SoC development.
  • Create architectures, circuit specs, and system simulations from requirements.
  • Collaborate across software/hardware teams to meet customer needs.
  • Evaluate design flow from high-level design to verification and power checks.
  • Utilize RTL to GDS Flow and Virtuoso for complex blocks/SoC designs.
  • Write and review detailed technical documentation for EDA/IP projects.

Skills

ASIC design
Verification
Leadership comm.

Education

Bachelor's degree in Science, Engineering, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Tools

RTL to GDS Flow
Virtuoso
EDA tools

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Preferred Qualifications:
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • 2+ years of experience with architecture and design tools.
  • 2+ years of experience with scripting tools and programming languages.
  • 2+ years of experience with design verification methods.
  • 1+ year of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).
Principal Duties & Responsibilities:
  • Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Creates advanced architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.
  • Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages.
  • Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects.
Level of Responsibility:
  • Works independently with minimal supervision.
  • Provides supervision/guidance to other team members.
  • Decision-making is significant in nature and affects work beyond immediate work group.
  • Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
  • Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
  • Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.
Qualcomm is an equal opportunity employer.

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$140,000.00 - $210,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Physical Design Engineer Santa Clara, California, United States of America ASICS Engineering Posted a day ago
Physical Design Engineer Santa Clara, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 107,000 - 161,000
Physical Design Engineer, Sr. Staff
Physical Design Engineer, Sr. Staff

Qualcomm • Austin (TX)

On-site
USD 164,000 - 246,000
Competitive annual bonus program
Annual RSU grants
Comprehensive benefits package
Staff. Physical Design Engineer
Staff. Physical Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Comprehensive benefits package
Annual discretionary bonus program
RSU grants
SOC Design Verification Engineer
SOC Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000
ASIC Design Engineer
ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
ASIC Design Engineer
ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
SOC Design Verification Engineer-Staff
SOC Design Verification Engineer-Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive bonus program
RSU grants
Excellent benefits package
Emulation Methodology Engineer
Emulation Methodology Engineer

Nutanix • San Diego (CA)

On-site
USD 115,000 - 174,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000