ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin

Orlando (FL)

On-site

USD 98,000 - 182,000

Full time

12 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Lockheed Martin Missiles and Fire Control is seeking an FPGA Design Engineer to lead the digital development of missile platforms, transforming MATLAB/Simulink models into synthesizable RTL and integrating that RTL onto AMDRFSoC and Versal devices.

You will develop complex FPGA designs, perform timing closure and verification, and collaborate with hardware, software, and systems teams in Orlando, FL, to deliver high‑reliability digital solutions for mission-critical applications.

Qualifications

  • B.S. or M.S. in Electrical/Computer Engineering or related field.
  • Proficiency in VHDL, Verilog, or SystemVerilog.
  • Experience with FPGA simulation tools such as Synopsys VCS.
  • Experience with AMD/Xilinx UltraScale+ FPGAs and Vivado.
  • Strong timing analysis, clock-domain crossing, and IP integration.
  • Leadership experience and cross-functional collaboration.

Responsibilities

  • Develop FPGA designs from specification to implementation.
  • Support requirements capture, architecture definition, and detailed FPGA design.
  • Perform functional simulation, timing closure, and hardware bring-up/debug.
  • Plan and execute FPGA verification with testbenches and regression tests.
  • Support integration with hardware and processor-side software.
  • Document FPGA designs and verification results per release processes.
  • Collaborate with circuit card design, software, and systems engineering teams.

Skills

VHDL/Verilog/SystemVerilog
Digital design principles
Timing analysis
Clock-domain crossing
IP integration
Leadership experience
Programming languages

Education

B.S./M.S. in Electrical/Computer Engineering

Tools

Synopsys VCS
Vivado
AMD Xilinx UltraScale+

Job description

Standard Job Description

You will be the ASIC & FPGA Design Engineer for the ASIC/FPGA department at Lockheed Martin Missiles and Fire Control. Our team creates FPGA‑based architectures that power current and next‑generation defense systems, delivering highly reliable, high‑performance digital solutions for mission‑critical applications.

What You Will Be Doing

As the FPGA Design Engineer you will lead the digital development of Missile platforms, partnering with algorithm, software, and hardware groups to transform MATLAB/Simulink models into efficient, synthesizable RTL and integrate that RTL onto AMDRFSoC and Versal devices.

Your responsibilities will include:
  • Develop complex FPGA designs, including specification, design, verification, and implementation
  • Support requirements capture, architecture definition, and detailed FPGA design for both devices
  • Perform functional simulation, timing closure, and hardware bring-up/debug of FPGA designs.
  • Plan and execute FPGA verification, including testbench development, functional coverage, and regression testing.
  • Support integration and test of the FPGA design with hardware and with processor‑side software developed by a software engineer.
  • Document FPGA designs and verification results per standard engineering release processes.
  • Collaborate with circuit card design, software, and systems engineering teams.
Why Join Us

Do you want to be part of a company culture that empowers employees to think big, lead with a growth mindset, and make the impossible a reality? We provide the resources and give you the flexibility to enable inspiration and focus. If you have the passion and courage to dream big, work hard, and have fun doing what you love then we want to build a better tomorrow with you.

We offer flexible work schedules to comprehensive benefits investing in your future and security. Learn more about Lockheed Martin’s comprehensive benefits package here.

Further Information About This Opportunity

This position is in Orlando, FL. Discover more about our Orlando, Florida location.

MUST BE A U.S. CITIZEN - This position is located at a facility that requires special access. The selected candidate must be able to obtain a secret clearance.

Basic Qualifications
  • B.S. or M.S. in Electrical/Computer Engineering or a related field
  • Proficiency in VHDL, Verilog, or SystemVerilog
  • Experience with FPGA simulation tools such as Synopsys VCS
  • Proficiency with timing analysis, clock-domain crossing, and IP integration
  • Experience with AMD/Xilinx UltraScale+ FPGAs and related toolsets such as Vivado
  • Strong understanding of digital design principles, including timing analysis, clock domain crossing, and signal integrity
  • Experience high speed data and memory interface implementa
Desired Skills
  • Experience converting Simulink/MATLAB models into synthesizable code using Vivado HLS
  • Experience with AMD RFSoC and Versal families
  • Experience with the MFC DAR process
  • Leadership experience supporting design reviews, mentoring engineers, or providing cross-functional technical guidance
  • Experience with missile applications
  • Experience with version control systems, such as Git
  • Knowledge of software programming languages, such as C, C++, or Python
  • Experience with debugging and troubleshooting complex digital systems
  • Knowledge of UVM and experience with UVM-based verification methodologies
  • Experience in design assurance process
  • Experience with Kria K26 SOM
  • Ability to work independently and collaboratively within a multidisciplinary hardware design team.
Pay Information

Full-Time Salary Range: $98100.00 - $182100.00

At Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well‑being, and help you grow—both professionally and personally.

The salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer.

Benefits offered: Medical, Dental, Vision, Flexible work arrangements and schedules (e.g., 4x10), 401(k) match, Paid time off, Holidays, Parental Leave, EAP, Flexible Spending Accounts, Education Assistance, Life Insurance, Short-Term Disability, and Long-Term Disability.

  • Annual short-term and/or long‑term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.
  • For (Washington state applicants only) Non‑represented full‑time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC & FPGA Design Engineer Sr Stf - E5
ASIC & FPGA Design Engineer Sr Stf - E5

Lockheed Martin • Orlando (FL)

On-site
USD 148,000 - 276,000
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Orlando (FL)

On-site
USD 121,000 - 224,000
Medical, Dental, Vision benefits
Flexible work arrangements
401(k) match
Senior FPGA Design Engineer Sr - E3
Senior FPGA Design Engineer Sr - E3

Lockheed Martin • Town of Owego (NY)

Hybrid
USD 98,000 - 182,000
Flexible work arrangements
401(k) match
Paid time off
+3
ASIC & FPGA Design Engineer Sr (E5) | Orlando, FL
ASIC & FPGA Design Engineer Sr (E5) | Orlando, FL

Lockheed Martin • Orlando (FL)

On-site
USD 148,000 - 276,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC & FPGA Design Engineer Sr
ASIC & FPGA Design Engineer Sr

Lockheed Martin • Boulder (CO)

On-site
USD 110,000 - 205,000
Flexible work arrangements
401(k) match
Paid time off
+2
Circuit Design Engineer Stf - E4
Circuit Design Engineer Stf - E4

Lockheed Martin • Grand Prairie (TX)

On-site
USD 121,000 - 224,000
Medical insurance
Dental insurance
Vision insurance
+10
Circuit Design Engineer Stf - E4
Circuit Design Engineer Stf - E4

Lockheed Martin • Orlando (FL)

On-site
USD 121,000 - 224,000
Flexible work arrangements (e.g., 4x10
401(k) match
Paid time off
+3
Circuit Design Engineer Sr
Circuit Design Engineer Sr

Lockheed Martin • Grand Prairie (TX)

On-site
USD 98,000 - 182,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+2
Circuit Design Engineer Sr - E3
Circuit Design Engineer Sr - E3

Lockheed Martin • Orlando (FL)

On-site
USD 98,000 - 182,000
Medical benefits
Dental benefits
Vision benefits
+3