A complete application in a minute
Tailored resume and cover letter, ready to send.
New Grad in Seattle is seeking a student graduating by May 2027 to design and implement RTL for digital logic blocks using Verilog or SystemVerilog. You will contribute to verification environments and collaborate across teams to bring features to silicon.
The program pays a yearly salary of $116,100 in Seattle/Austin or $133,600 in Cupertino, with benefits including 401(k) matching, mental health support, and medical advisory services.