ASIC Design Engineering Lead - SoC IP DMA

Apple

Sunnyvale (CA)

On-site

USD 216,000 - 394,000

Full time

31 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical & dental
Employee stock purchase plan
Tuition reimbursement
Relocation assistance

Job summary

Apple, Inc. in Sunnyvale, CA, seeks an ASIC Design Engineering Lead for SoC IP DMA to lead a hands-on team through front-end design, microarchitecture, RTL, and debug. You will guide architecture alignment, drive automation, and manage schedules while delivering silicon-ready quality.

The role emphasizes strong leadership, collaboration across architecture, verification, and IP teams, and building a culture of excellence and continuous learning.

Qualifications

  • You must have a BS and 20+ years of relevant industry experience.
  • Strong technical leadership with multi-person deliverables.
  • Excellent written and verbal communication; cross-functional collaboration.
  • Experience in front-end ASIC design and high-performance SoC subsystems.

Responsibilities

  • Lead and mentor a team of engineers through microarchitecture, RTL, and debug.
  • Drive design infrastructure, automation, and use of AI/tools.
  • Define scope, effort, area, and power estimates; create project plans.
  • Coordinate with architecture, IP/chip integration, and verification teams.
  • Monitor risks and communicate status to management and stakeholders.
  • Foster teamwork, intellectual honesty, and a growth mindset.
  • Build strong cross-functional relationships within the team.

Skills

Leadership
Front-end ASIC design
Team mentorship
Architecture collaboration
RTL / microarchitecture
Project planning
Power estimation
AI tooling

Education

Bachelor's degree

Tools

AXI/AMBA protocols
Verification strategies

Job description

ASIC Design Engineering Lead - SoC IP DMA

In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC IP DMA design effort. Balancing equal parts people management and technical leadership, you will guide your team through the full front-end design cycle, including microarchitecture, RTL delivery, and debug. Your leadership will ensure silicon-ready quality while fostering a culture of teamwork and collaboration, continuous learning, and engineering excellence. Your work will have direct impact on products used by millions of people worldwide.

Description

You will:

  • Work closely with the platform architecture team to understand and refine architectural requirementsLead your team to define and document the micro-architecture-
  • Provide high-level technical guidance, drive micro-architectural decisions, review team members’ work and provide feedback, and ensure quality and across the team's design work-
  • Actively drive the development of design infrastructure, automation, and strategic use of AI and other emerging tools-
  • Be hands-on with the all activities of the team, e.g. micro-architecture, RTL design, verification strategy, debug, and infrastructure development-
  • Scope features, generate effort, area, and power estimates, and create bottoms-up project schedules and resourcing plans.-
  • Partner with architecture, IP integration, chip integration, design verification, and formal verification teams to align on plans, milestones, and deliverables-
  • Track execution, surface and resolve risks early, and communicate clearly to management and stakeholders-
  • Lead, mentor, and grow a team of engineers; actively invest in each person's technical and professional development-
  • Build a team culture grounded in teamwork and collaboration, intellectual honesty, design/idea sharing, and a genuine growth mindset-
  • Manage interpersonal dynamics thoughtfully and cultivate strong relationships within the team and with cross-functional teams
Minimum Qualifications
  • BS and a minimum of 20 years relevant industry experience
Preferred Qualifications
  • 10+ years of hands-on experience in front-end ASIC design
  • Experience in technical leadership: accountable for multi-person deliverables, setting technical direction, and interfacing effectively with management and cross-functional partners.
  • Experience managing people on a team strongly desired
  • Outstanding written and verbal communication skills and cross-functional collaboration instincts
  • Excellent project planning and execution skills: bottom-up scheduling, effort, area, and power estimation, milestone planning and execution, and resource management
  • Solid understanding of SoC architecture and high performance designs particularly for high speed networking, AI/ML compute, image and video processing, and/or memory subsystems
  • Understanding of design concepts including arbitration, flow control, address translation, caching, bandwidth, pipelining, real time quality-of-service, and AMBA protocols, (AXI, APB, etc.).
  • Understanding of low-power design techniques including clock gating, power gating, and logic depth; Understanding of timing optimization and high-frequency design
  • Track record of driving innovation through building tools, infrastructure, and automation, and strategic use of emerging technologies including AI.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $216,200 and $394,000, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineering Lead - SoC IP DMA
ASIC Design Engineering Lead - SoC IP DMA

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 216,000 - 394,000
Medical & dental
Retirement benefits
Discounted products
+2
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Cupertino (CA)

On-site
USD 126,800 - 190,900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Apple Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer — Pixel IP
ASIC Design Engineer — Pixel IP

Apple • Sunnyvale (CA)

On-site
USD 129,000 - 195,000
Medical & Dental coverage
Employee stock purchase plan
Discretionary bonuses/relocation
+2
ASIC Design Engineer — Pixel IP
ASIC Design Engineer — Pixel IP

Apple, Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 195,000
Apple Benefits
Relocation assistance
Employee Stock Purchase Plan
+2
ASIC Design Engineering Lead - SoC IP DMA
ASIC Design Engineering Lead - SoC IP DMA

Apple • Sunnyvale (CA)

On-site
USD 250,000 - 360,000
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer - Pixel IP
ASIC Design Engineer - Pixel IP

Apple, Inc. • Sunnyvale (CA)

On-site
USD 152,000 - 172,000
Stock options
Employee stock purchase plan
Healthcare coverage
Pixel IP DMA Design Engineer – High-Performance SoCs
Pixel IP DMA Design Engineer – High-Performance SoCs

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,400 - 277,600
Medical and dental coverage
Retirement benefits
Employee stock programs
+1