ASIC Design Engineer - IP Integration & Implementation

Apple Inc.

Sunnyvale (CA)

On-site

USD 185,000 - 325,000

Full time

4 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical and dental cover
Retirement benefits
Discounted products and free services
Tuition reimbursement
Employee stock purchase plan
Relocation assistance

Job summary

Apple Inc. in Sunnyvale, CA is seeking an experienced ASIC Design Engineer for the Pixel IP design team. You will tackle complex subsystem integration, write RTL, and collaborate across architecture, design, and verification to deliver high-performance, low-power pixel processing engines.

The role requires 10+ years in IP/SoC design with experience in timing closure, AMBA protocols, and power-aware design. Base pay ranges from $184,700 to $324,800, depending on location and experience.

Qualifications

  • Bachelor's degree required and 10+ years of relevant industry experience.
  • Strong IP/SoC design experience with integration at chip or subsystem level.
  • Experience with ASIC/FPGA design methodologies, timing closure, and floorplanning.

Responsibilities

  • Write micro-architectural and integration specifications.
  • Develop RTL with embedded assertions and cover points.
  • Collaborate with physical design teams to optimize timing, area, and power.
  • Work with verification teams to debug functionality and performance.
  • Coordinate deliverables to align with project goals.

Skills

IP/SoC design
Timing closure
Clock domain design
Scripting (Python)

Education

Bachelor's degree in Electrical Engineering or related field

Tools

AMBA protocols (AXI/AHB/APB)
UPF power intent
RTL/HDL design tools

Job description

Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next‑generation, high‑performance, power‑efficient system‑on‑chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices! In this highly visible role, you will be at the center of the Pixel IP design effort to capture and display beautiful images and video. You will collaborate with all disciplines, making a critical impact getting functional products to millions of customers quickly.

Description

As an ASIC Design Engineer in the Pixel IP design team, you be responsible for complex subsystem integration and implementation. You will work closely with architecture, design, and verification teams to build high performance and low power pixel processing engines. You will have responsibilities spanning all aspects of multimedia IP design. In this front‑end design role, your tasks will include:

  • Writing detailed micro‑architectural and integration specifications.
  • Perform digital hardware design by writing high‑quality RTL, with embedded assertions and cover points.
  • Working with physical design teams to optimize timing, area, and power for our designs in silicon.
  • Ensuring that our designs follow industry best practices for handling power, clock, and reset domains.
  • Working closely with design verification and formal verification teams to debug and verify functionality and performance.
  • Working independently and manage deliverables to align with the project goals and support cross‑functional engineering efforts.
Minimum Qualifications
  • Bachelor's degree and 10+ years of relevant industry experience
Preferred Qualifications
  • Deep experience in IP/SoC design, integration at the chip or subsystem level, and implementation.
  • Industry exposure to and knowledge of ASIC/FPGA design methodology, especially logic synthesis, static timing analysis, logic equivalence checking, and working with physical design teams for floorplanning and timing closure.
  • Experience with system design methodologies that contain multiple clock and reset domains.
  • Familiarity with common on‑chip bus protocols such as AMBA (AXI, AHB, APB).
  • Experience in low‑power design issues, tools, and methodologies including UPF power intent specification highly desired.
  • Industry exposure to and knowledge of ASIC design methodology including familiarity with relevant scripting languages (Python, Perl, TCL).
  • Experience in datapath and pixel‑centric designs a plus.
  • Strong collaboration skills, with excellent written and verbal communication.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan.

  • Comprehensive medical and dental coverage
  • Retirement benefits
  • A range of discounted products and free services
  • Reimbursement for certain educational expenses — including tuition.
  • Discretionary bonuses or commission payments as well as relocation.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Apple Inc. • Sunnyvale (CA)

Hybrid
USD 185,000 - 325,000
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Cupertino (CA)

On-site
USD 126,000 - 191,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Cupertino (CA), Northern (KY)

Hybrid
USD 185,000 - 325,000
Stock options
Employee stock purchase plan
Medical and dental coverage
+2
ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Socket.dev • Sunnyvale (CA)

On-site
USD 180,000 - 320,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple • Beaverton (OR)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
ASIC Design Manager
ASIC Design Manager

Apple Inc. • Cupertino (CA), Northern (KY)

On-site
USD 206,000 - 356,000
Stock plans
Retirement benefits
Education reimbursement
+1
Senior ASIC Design & Integration Engineer
Senior ASIC Design & Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
ASIC Design and Integration Engineer – Silicon Security
ASIC Design and Integration Engineer – Silicon Security

Apple Inc. • Cupertino (CA), Northern (KY)

Hybrid
USD 150,000 - 278,000
Stock programs
RSU awards
Stock Purchase Plan
+3