ASIC Design Engineer – Fabric/Interconnect

Apple, Inc.

Santa Clara (CA)

On-site

USD 129,000 - 195,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock programs
Education reimbursement

Job summary

Apple, Inc. seeks a design engineer to own RTL development within a high-performance SoC team in Santa Clara, CA.

You will design and integrate coherent and non-coherent fabrics, work with front-end teams to hit timing, and collaborate across multi-disciplinary groups to deliver high-quality blocks. Qualifications include a BS degree and experience with NoC architectures, memory hierarchies, and collaboration with synthesis, power, and verification teams.

Qualifications

  • BS in related field required.
  • Experience with RTL design tools preferred.
  • Knowledge of NoC architectures and memory hierarchy.

Responsibilities

  • Design and integration of coherent and non-coherent fabrics into a subsystem or SoC with NoC topology.
  • Own RTL development design, templating, scripting and RTL generation.
  • Collaborate with other designers to deliver results.
  • Integrate shared IP blocks to design and optimize memories/hard macros.
  • Work with front-end synthesis/STA teams to ensure timing for the block is met.
  • Coordinate with power/performance and verification teams to ensure quality.
  • Collaborate across multi-disciplinary groups to deliver on time with proper checks.

Skills

Interpersonal skills
Self-motivated
Highly organized
Schedule driven
Collaborative mindset

Education

Bachelor's degree in Electrical Engineering or related field

Tools

lint
CDC
Synthesis

Job description

Description
  • Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration).
  • Own all aspects of RTL development design, templating, scripting and RTL generation.
  • Work and collaborate with other designers in the group to deliver results.
  • Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block.
  • Work with front-end synthesis/STA teams to ensure timing for the block is met.
  • Work with power/performance and functional verification team to ensure high quality of the block.
  • Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process
Minimum Qualifications
  • Minimum of BS + 0 years relevant industry experience.
Preferred Qualifications
  • Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.
  • A consistent track record of delivering large, sophisticated designs in high volume production for low power applications
  • Solid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on time
  • Strong interpersonal skills, as the candidate will work with diverse groups within the company
  • Self-starter, highly motivated, highly organized, and schedule driven
  • Familiarity with all front-end tools including lint, CDC, synthesis

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineer – Fabric/Interconnect
ASIC Design Engineer – Fabric/Interconnect

Apple, Inc. • Austin (TX)

On-site
USD 140,000 - 210,000
ASIC Design Engineer - Fabric/Interconnect
ASIC Design Engineer - Fabric/Interconnect

Apple, Inc. • Austin (TX)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Employee stock programs
Stock Purchase Plan
+1
ASIC Design Engineer – Fabric/Interconnect
ASIC Design Engineer – Fabric/Interconnect

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and services
+2
Integration Engineer
Integration Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and free services
+2
FE Engineer
FE Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 225,000
Stock options
Medical and dental coverage
Retirement benefits
+1
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
ASIC Design Engineer
ASIC Design Engineer

Apple, Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple, Inc. • Beaverton (OR)

On-site
USD 165,000 - 210,000
ASIC Design Engineering Lead - SoC IP DMA
ASIC Design Engineering Lead - SoC IP DMA

Apple, Inc. • Sunnyvale (CA)

On-site
USD 216,000 - 394,000
Medical & dental
Employee stock purchase plan
Tuition reimbursement
+1