ASIC Design Engineer - Fabric/Interconnect

Apple, Inc.

Austin (TX)

On-site

USD 150,000 - 278,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Employee stock programs
Stock Purchase Plan
Relocation assistance

Job summary

Apple Inc. is seeking a skilled RTL Design Engineer in Austin, TX to design and integrate coherent and non-coherent fabrics within an SoC. You will own RTL development, templating, and generation, collaborating with multiple teams to ensure on-time delivery of high-quality blocks.

The role emphasizes interconnect architectures, memory hierarchy and collaboration with synthesis, power/performance, and verification teams to meet strict schedules.

Qualifications

  • BS + 3 years relevant industry experience.
  • Strong RTL design and verification experience.
  • Familiar with front-end tools including lint, CDC and synthesis.
  • Collaborative, organized and able to work with cross-functional teams.

Responsibilities

  • Design & integration of coherent and non-coherent fabrics into a subsystem or SoC with on-chip interconnect architectures.
  • Own all aspects of RTL development, templating, scripting and RTL generation.
  • Collaborate with other designers to deliver results on schedule.
  • Integrate IP blocks to design and optimize memories/hard macros.
  • Coordinate with front-end synthesis/STA teams to meet timing.

Skills

RTL design
Memory hierarchy
Coherence protocols
Synthesis
Interconnect fabrics

Education

BS in Electrical Engineering or related field

Tools

Lint
CDC
Synthesis tools

Job description

At Apple, phenomenal ideas have a way of becoming great products and customer experiences very quickly. The industry is accustomed to Apple taping out the SOC's for our various products at a rigorous pace. In order to achieve this, Apple's best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high quality components to SoC. This is a high transparency and critically important role and requires close working relationships with many groups and an organized approach to coordinate all tasks in parallel to hit schedules consistently with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchy.

Description
  • Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration).
  • Own all aspects of RTL development design, templating, scripting and RTL generation.
  • Work and collaborate with other designers in the group to deliver results.
  • Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block
  • Work with front-end synthesis/STA teams to ensure timing for the block is met
  • Work with power/performance and functional verification team to ensure high quality of the block
  • Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process
Preferred Qualifications
  • Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.
  • A consistent track record of delivering large, sophisticated designs in high volume production for low power applications
  • Solid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on time
  • Strong interpersonal skills, as the candidate will work with diverse groups within the company
  • Self-starter, highly motivated, highly organized, and schedule driven
  • Familiarity with all front-end tools including lint, CDC, synthesis
Minimum Qualifications

Minimum of BS + 3 years relevant industry experience.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineer – Fabric/Interconnect
ASIC Design Engineer – Fabric/Interconnect

Apple, Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design Engineer – Fabric/Interconnect
ASIC Design Engineer – Fabric/Interconnect

Apple, Inc. • Austin (TX)

On-site
USD 140,000 - 210,000
ASIC Design Engineer – Fabric/Interconnect
ASIC Design Engineer – Fabric/Interconnect

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and services
+2
Integration Engineer
Integration Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
Comprehensive medical and dental
Retirement benefits
Discounted products and free services
+2
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
FE Engineer
FE Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 225,000
Stock options
Medical and dental coverage
Retirement benefits
+1
ASIC Design Engineer
ASIC Design Engineer

Apple, Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple, Inc. • Beaverton (OR)

On-site
USD 165,000 - 210,000
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple, Inc. • Seattle (WA)

On-site
USD 175,000 - 309,000
Medical coverage
Dental coverage
Stock programs
+1