ASIC Clocks Verification Engineer - New College Grad 2026

NVIDIA Corporation

Santa Clara (CA)

Hybrid

USD 116,000 - 190,000

Full time

11 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

NVIDIA Corporation in Santa Clara, CA seeks an ASIC Clocks Verification Engineer to verify high-frequency clock structures and collaborate with design, verification and software teams. You’ll use SystemVerilog/UVM and Python/Perl to optimize clock flows for GPU chips.

Requires a Master’s in Electrical Engineering or equivalent and strong coding skills. Hybrid role with competitive salary, equity and benefits.

Qualifications

  • Master’s degree in Electrical Engineering or equivalent experience.
  • Experience with SystemVerilog and UVM.
  • Experience with Design Verification, Logic Design, and Logic Synthesis.
  • Strong coding in Python, Perl, or other scripting languages.

Responsibilities

  • Verify high-frequency clock structures in collaboration with architects and ASIC designers.
  • Support verification with SOC timing, DFT and lab triage of silicon bugs.
  • Use Perl and Python to improve clocking workflow and efficiency.
  • Collaborate with software and product groups to debug clock silicon issues.

Skills

SystemVerilog
UVM
Design Verification
Logic Design
Logic Synthesis
Python
Perl

Education

Master’s degree in Electrical Engineering

Job description

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU clocking. The clocks group collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with the floor-planning and back-end team to help craft the physical floorplan of the chip. The team explains the programming model to the SW team to come up with an efficient clock programming sequence. The team works with the silicon solution team to triage silicon or programming bugs in the lab.

What you’ll be doing:

As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to verify high frequency clock structures. Be able to engage with multiple teams and design the GPU clock structure to satisfy all the architectural constraints. Your understanding of general verification principles will be valuable to verify the clocks design. Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the above teams. Collaborate with Software and product group to debug GPU clock silicon bugs in our new products. Understand and design clocking structures to overcome sub-micron design challenges. You will also identify improvements in the current design and propose and implement new ways to improve the efficiency in the GPU clocking design.

What we need to see:
  • A Master’s degree in Electrical Engineering (or equivalent experience).
  • Practical experience with SystemVerilog and Universal Verification Method (UVM).
  • Experience with Design Verification, Logic Design, and Logic Synthesis.
  • Strong coding skills in Python, Perl, or other industry-standard scripting languages.

#LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until October 13, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Clocks Verification Engineer - New College Grad 2026
ASIC Clocks Verification Engineer - New College Grad 2026

NVIDIA Corporation (old) • Santa Clara (CA)

On-site
USD 116,000 - 190,000
ASIC Clocks Verification Engineer - New College Grad 2026
ASIC Clocks Verification Engineer - New College Grad 2026

NVIDIA • Santa Clara (CA)

On-site
USD 116,000 - 190,000
Equity
Benefits
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
Senior ASIC Verification Engineer — Clocking & SoC Validation
Senior ASIC Verification Engineer — Clocking & SoC Validation

NVIDIA Corporation • California

On-site
USD 136,000 - 219,000
Equity
Benefits
ASIC Design Engineer - Clocks IP
ASIC Design Engineer - Clocks IP

NVIDIA • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA • Austin (TX)

On-site
USD 116,000 - 219,000
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
Senior ASIC Design Engineer – Clocks IP
Senior ASIC Design Engineer – Clocks IP

NVIDIA • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior ASIC Design Engineer – Clocks IP
Senior ASIC Design Engineer – Clocks IP

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Equity
Generous benefits package