ASIC Clocks Verification Engineer - New College Grad 2026

NVIDIA

Santa Clara (CA)

Presencial

USD 116.000 - 190.000

Jornada completa

hace 5 horas
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

Convierte este puesto en una entrevista — un currículum y una carta de presentación creados pensando en lo que quiere el empleador.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Equity
Benefits

Descripción de la vacante

NVIDIA is seeking an exceptional ASIC Clocks Verification Engineer in Santa Clara. You will verify high-frequency clock structures and collaborate with ASIC designers, verification engineers, and software teams to optimize clocking for performance and reliability.

You will work with multiple groups to ensure architectural constraints are met, use Perl to boost productivity, and help triage silicon and programming bugs in lab environments.

Formación

  • Master's degree in Electrical Engineering or equivalent experience.
  • Practical experience with SystemVerilog and UVM.
  • Experience with Design Verification, Logic Design, and Logic Synthesis.
  • Strong coding skills in Python, Perl, or other scripting languages.

Responsabilidades

  • Collaborate with architects, ASIC designers and verification engineers to verify high frequency clock structures.
  • Engage with multiple teams to design GPU clock structure that satisfies architectural constraints.
  • Apply general verification principles to verify clock designs.
  • Deliver clock information to SOC verification, timing and DFT teams; use Perl to improve productivity.
  • Collaborate with Software and product groups to debug GPU clock silicon bugs in new products.
  • Understand and design clocking structures to overcome sub-micron design challenges.
  • Identify and propose improvements to increase efficiency in GPU clocking design.

Conocimientos

SystemVerilog
UVM
Python
Perl
Logic Design
Design Verification
Logic Synthesis

Educación

Master's degree in Electrical Engineering

Descripción del empleo

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life's work, to amplify human creativity and intelligence. Make the choice to join us today.

The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with the floor-planning and back-end team to help craft the physical floorplan of the chip. The team explains the programming model to the SW team to come up with an efficient clock programming sequence. The team works with the silicon solution team to triage silicon or programming bugs in the lab.

What You'll Be Doing
  • As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to verify high frequency clock structures.
  • Be able to engage with multiple teams and design the GPU clock structure to satisfy all the architectural constraints.
  • Your understanding of general verification principles will be valuable to verify the clocks design.
  • Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the above teams.
  • Collaborate with Software and product group to debug GPU clock silicon bugs in our new products.
  • Understand and design clocking structures to overcome sub-micron design challenges.
  • You will also identify improvements in the current design and propose and implement new ways to improve the efficiency in the GPU clocking design.
What We Need To See
  • A Master's degree in Electrical Engineering (or equivalent experience).
  • Practical experience with SystemVerilog and Universal Verification Method (UVM).
  • Experience with Design Verification, Logic Design, and Logic Synthesis.
  • Strong coding skills in Python, Perl, or other industry-standard scripting languages.

NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? If so, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 13, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

, , JR2027579

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

ASIC Clocks Verification Engineer - New College Grad 2026
ASIC Clocks Verification Engineer - New College Grad 2026

NVIDIA Corporation • Santa Clara (CA)

Presencial
USD 116.000 - 190.000
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA Gruppe • Santa Clara (CA)

Presencial
USD 116.000 - 219.000
Equity
Benefits
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA • Santa Clara (CA)

Presencial
USD 116.000 - 219.000
Equity
Benefits
ASIC Design Engineer – Clocks IP
ASIC Design Engineer – Clocks IP

NVIDIA • Austin (TX)

Presencial
USD 116.000 - 219.000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

NVIDIA • California (MO)

Presencial
USD 136.000 - 219.000
Equity
Benefits
ASIC Design Engineer - Clocks IP
ASIC Design Engineer - Clocks IP

NVIDIA • Santa Clara (CA)

Presencial
USD 116.000 - 219.000
Equity
Benefits
Senior ASIC Design Engineer – Clocks IP
Senior ASIC Design Engineer – Clocks IP

NVIDIA • Austin (TX)

Presencial
USD 136.000 - 265.000
Equity
Benefits
Senior ASIC Design Engineer – Clocks IP
Senior ASIC Design Engineer – Clocks IP

NVIDIA • Santa Clara (CA)

Presencial
USD 136.000 - 218.500
Equity
Generous benefits package
ASIC Design Verification Engineer - New College Grad 2026
ASIC Design Verification Engineer - New College Grad 2026

NVIDIA Corporation • Austin (TX)

Presencial
USD 116.000 - 219.000
ASIC Verification Engineer - New College Grad 2026
ASIC Verification Engineer - New College Grad 2026

NVIDIA Corporation • Santa Clara (CA)

Presencial
USD 100.000 - 190.000
Equity
Benefits package