A complete application in a minute
Tailored resume and cover letter, ready to send.
QUALCOMM GLOBAL TRADING PTE. LTD. is seeking a senior Test Engineer to characterize and develop cost‑effective manufacturing test solutions for leading-edge Qualcomm SoC products using advanced ATE platforms.
The role involves creating test plans, hardware docs, and ATE routines, driving first silicon debug, and performing deep data analysis to improve yields and reduce test time. The candidate should have 8+ years in Test Engineering, strong ATE knowledge (Advantest 93K preferred), and
Engineer will be responsible for characterization and developing cost-effective manufacturing test solution for leading‑edge Qualcomm SoC products using advanced ATE platforms. Engineer will be developing Characterization and Test Plans, test hardware requirement documents, ATE tests/routines/programs to execute test plans, driving first silicon debug to qualify designs fabricated at external foundries, performing technical data analysis of parametric performance, driving failure analysis to completion, analyzing high volume manufacturing yields and driving test time reduction, and innovating on new test solution. Engineer will be working with IC design, system engineering, DFT/DV engineering, and Hardware applications engineering in a time critical environment across the globe. The individual selected for the position, needs to be proactive, able to work in a fast-paced dynamic environment independently, and committed on delivering quality work.
8+ years of Test Engineering or related work experience.
1+ year in a technical leadership role with or without direct reports.
Strong and hands-on ATE knowledge (Advantest 93K ATE is preferred).
Experience in developing ATE SOC program from NPI stage to volume ramp stage and driving yield and test time reduction.
Solid understanding in semiconductor Structural (Scan and Memory BIST) and functional testing. Good understanding of eletronics engineering fundamental. Basic knowledge on CPU, DSP, GPU will be a plus.
Experience in one or more chiplet‑based or multi‑die products, including die‑to‑die (D2D) interfaces and associated test and yield challenges is a plus
Knowledge and hands on experience with statistical analysis software package and techniques, quality and reliability testing.
Experience in using collaboration tools such as GIT, SVN and JIRA.
Strong software skills (Java, C/C++, Visual Basic, Perl, Python etc.) for programming and debugging test codes.
Strong verbal and written communications skills. Able to organize effectively and document work thoroughly while working with local and remote teams. Has a moderate amount of influence over key organizational decisions.
Required: Bachelor's, Electrical Engineering or equivalent experience
Preferred: Master's, Electrical Engineering or equivalent experience