SerDes Verification Engineer

AMD; Singapore; On-site; SGD 90,000 - 130,000; Full time

Job summary

AMD is hiring a SerDes Verification Engineer in Singapore to verify high‑speed SerDes interfaces and ensure protocol compliance across UCIe, PCIe, Ethernet, DDR, and other standards.

You will build and run verification testbenches, perform simulations, and collaborate with design, hardware, and software teams to validate signal integrity, timing, and BER in a fast-paced environment.

Qualifications

• Experience in SerDes verification or high-speed communication verification.
• Knowledge of UCIe, PCIe, Ethernet, USB, DDR, DisplayPort or similar protocols.
• Strong debugging skills across timing, protocol, and performance.

Responsibilities

• Verify SerDes designs and develop verification plans and testbenches.
• Develop testbenches using UVM/SystemVerilog/VHDL.
• Run simulations, analyze results, and debug timing/protocol issues.

Skills

SerDes verification

High-speed interfaces

Debugging

Cross-domain collaboration

Strong communication

Education

Bachelors or Masters in Computer/Electrical Engineering

Tools

SystemVerilog

UVM

VHDL

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next‑gen processors, enabling AI breakthroughs, or creating go‑to‑market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

THE ROLE:

You will work on verifying and validating high‑speed interfaces used in advanced SoCs and chiplet designs. The role involves building UVM/SystemVerilog testbenches, running simulations, debugging timing and protocol issues, and evaluating signal integrity, jitter, BER, and eye diagrams. Close collaboration with design and hardware teams ensures compliance with protocols such as UCIe, PCIe, and DDR, delivering reliable, high‑performance silicon.

THE PERSON:

As a SerDes Verification Engineer, you will be responsible for the verification and validation of high‑speed SerDes interfaces, including testing signal integrity, performance, and protocol compliance. You will work closely with hardware and design teams to ensure that SerDes designs meet the required specifications, operating parameters, and quality standards.

KEY RESPONSIBILITIES:

• Verification of SerDes Designs: Develop and execute verification plans and testbenches for SerDes IPs (Intellectual Property) and subsystems to ensure they meet functional and performance requirements. Drive formal verification for the block and write formal properties andassertions to verify the design.
• Testbench Development:Design and implement verification testbenches using industry-standard verification methodologies (e.g., UVM, SystemVerilog, VHDL).
• Simulation and Debugging:Perform simulations, analyze results, and debug issues related to timing, protocol errors, and other design anomalies in SerDes blocks.
• Performance Evaluation:Evaluate and validate performance characteristics of SerDes systems including jitter, bit error rates (BER), signal integrity, eye diagrams, and other key metrics.
• Protocol Compliance Testing:Verify adherence to relevant SerDes protocols such as UCIe, PCIe, Ethernet, USB, DDR, DisplayPort, or custom protocols.
• Automated Testing:Develop automated regression tests to ensure the robustness and stability of the SerDes design over multiple versions and iterations.
• Collaboration:Work closely with the design, hardware, and software teams to troubleshoot issues, implement fixes, and verify design changes.
• Documentation:Create detailed reports and documentation on verification results, test scenarios, and issues found during testing.
• Continuous Improvement:Provide feedback for design and verification process improvements and contribute to innovation in verification strategies and methodologies.

PREFERRED EXPERIENCE:

• Experience in SerDes verification or high-speed communication verification.
• Strong hands‑on experience with verification methodologies such as UVM, SystemVerilog, or other simulation‑based verification tools.
• Knowledge of high-speed serial protocols such as UCIe, PCIe, Ethernet, USB, DDR, or custom protocols.
• Experience in analyzing and interpreting signal integrity issues, jitter, BER, and eye diagrams.
• Solid understanding of SerDes architectures, link training, and equalization.
• Strong debugging skills, with the ability to work across multiple domains (timing, protocol, performance).
• Familiarity with hardware description languages (HDL) like VHDL or Verilog.
• Strong analytical, problem-solving, and communication skills.
• Experience with DDR protocol(e.g., DDR3, DDR4, DDR5) for memory interface verification.
• Understanding of UCIe protocoland its role in chiplet-to-chiplet communication.
• Experience with Python, Perl, or similar scripting languages for automation.
• Exposure to high-speed memory interface design and verification, including DDR controller IP verification.
• Ability to work in a fast‑paced environment and manage multiple verification tasks.

ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in computer engineering/Electrical Engineering

LOCATION:

Singapore

#LI-CC6

#LI-HYBRID

#LI-D&I

Benefits offered are described: AMD benefits at a glance.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.