Senior Engineer/ Engineer (Integration - Yield)

Vanguard International Semiconductor Corporation

Singapore

On-site

SGD 60,000 - 90,000

Full time

8 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Vanguard International Semiconductor Corporation in Singapore seeks an experienced engineer to drive defect reduction and yield improvement across front-end wafer manufacturing. You will supervise YE Associate Engineers and train staff on defect sources, recipes, and inline failure analysis, ensuring quality and adherence to SOPs.

The role requires 2–6 years in high-volume electronics fab, strong collaboration, and a proactive approach to EHSS policies.

Qualifications

  • Master’s or bachelor’s degree in a relevant engineering field with strong analytical skills.
  • 2–6 years of fab experience in high-volume electronics manufacturing (front-end SEM).
  • Experience in defect analysis and yield improvement is required.
  • Good interpersonal and leadership abilities with teamwork mindset.
  • Commitment to EHSS policies and safe workplace practices.

Responsibilities

  • Liaise with module engineers to control defect excursions.
  • Drive defect reduction and yield improvement activities.
  • Supervise YE Associate Engineers and wafer tech operators.
  • Train YE engineers on recipe creation and defect knowledge.
  • Maintain SOP/OCAP and participate in audits.
  • Operate inspection tools (FIB/SEM/EDX/OM) for inline failure analysis.
  • Create recipes in Brightfield and Darkfield defect inspection tools.
  • Prepare reports on defect sources and weekly performance.
  • Build defect source library and track tool/chamber metrics.
  • Conduct weekly defect performance reviews and optimization activities.
  • Collaborate with process engineers across modules to troubleshoot defects.
  • Support low yield investigations with cross-functional teams.
  • Automate daily troubleshooting workflows to speed up the team.

Skills

Defect analysis
Yield enhancement
Leadership
Teamwork
Communication

Education

Masters / Degree in Electrical/Electronic Engineering
Material Science
Chemical Engineering
Physics

Tools

FIB/SEM/EDX/OM
Brightfield
Darkfield
Defect inspection tool

Job description

Job Purpose:


  • To liaise with module engineers on defect excursion control

  • To drive for defect reduction and yield improvement activities


Job Description:


  • Supervise YE Associate Engineers and wafer tech operators to ensure smooth 24/7 inline shift operati

  • Train and certify YE Associate Engineers on recipe creation and defect source knowledge

  • Maintain and enhance internal SOP/OCAP and involve in internal;/external audit

  • Operate FIB/SEM/EDX/OM for inline failure analysis

  • Operate and create recipes in Brightfield, Darkfield and other defect inspection tool

  • Perform partition analysis on defect source and detailed reports on issues

  • Build and develop defect source library.

  • Track inline defect performance by layer/process tool/chamber on weekly basis

  • Perform killer ration analysis

  • Perform defect characterization by process tools

  • Continuous improvement activities on defect reductions with Modules / vendors / equipment team

  • Liaise with process engineers in different modules to troubleshoot for inline defects and defect reduction activities

  • Provide scan support in low yield investigation & co-work with Module/PI/PE on technology & device specific yield enhancement activities

  • Automate daily activities to improve troubleshooting speed of team

  • Responsible for wafer quality to conform to product requirements and have the authority to stop shipment and stop production to correct quality problems


Job Requirements:


  • Masters / Degree in Electrical and Electronic Engineering/ Electronic Engineering / Material Science / Chemical Engineering / Electronic and Physics

  • 2 – 6 years relevant fab work experience in high volume manufacturing of electronics components in an Front-end semi-conductor industry.

  • Experience in defect analysis and yield enhancement is required.

  • Excellent interpersonal and communication skills with good leadership capability.

  • Team player.

  • Responsible and accountable for complying with and implementing environmental, health, safety and security (EHSS) system, policies, procedures and guidelines that are applicable to your scope of work, thereby maintaining a healthy and safe workplace.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer (Integration Yield Defect)
Principal Engineer (Integration Yield Defect)

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 90,000 - 130,000
Principal Engineer (Integration Yield Defect)
Principal Engineer (Integration Yield Defect)

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 85,000 - 120,000
Senior Integration Engineer, Yield & Defect Reduction
Senior Integration Engineer, Yield & Defect Reduction

Vanguard International Semiconductor Corporation • Singapore

On-site
SGD 60,000 - 90,000
Senior Device Engineer
Senior Device Engineer

STMICROELECTRONICS PTE LTD • Singapore

On-site
SGD 60,000 - 90,000
Senior Engineer (Integration)
Senior Engineer (Integration)

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 60,000 - 90,000
Snr/Engineering (Yield)
Snr/Engineering (Yield)

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 60,000 - 90,000
Principal / MTS Process Integration Engineer
Principal / MTS Process Integration Engineer

Ambition Singapore • Singapore

On-site
SGD 150,000 - 190,000
Process Engineer (Diffusion / Photo / Thin Film / Etch)
Process Engineer (Diffusion / Photo / Thin Film / Etch)

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 60,000 - 80,000
Staff Engineer (Foundry Operations)
Staff Engineer (Foundry Operations)

Lumilens • Singapore

On-site
SGD 90,000 - 130,000
Snr Engineer/Engineer, Thin Film PVD Process
Snr Engineer/Engineer, Thin Film PVD Process

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 60,000 - 100,000