Principal Engineer (Integration Yield Defect)

Vanguard International Semiconductor Corporation (VIS)

Singapore

On-site

SGD 90,000 - 130,000

Full time

11 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Vanguard International Semiconductor Corporation (VIS) seeks an experienced manufacturing supervisor to oversee 24/7 inline operations, guiding YDD Associate Engineers and wafer tech operators to ensure quality and throughput.

You will train engineers on recipes, drive defect analysis and yield improvements, and uphold SOP/CAS while assisting with internal/external audits. Proficiency in MS Excel/PowerBI and strong leadership are essential.

Qualifications

  • Degree required in Electrical / Electronics / Chemical / Microelectronics Engineering.
  • 5-8 years of relevant experience in high-volume electronics manufacturing or semiconductor sector.
  • Experience in defect analysis and yield enhancement in wafer processes.
  • Strong interpersonal, leadership and communication skills; ability to work under pressure.

Responsibilities

  • Supervise YDD Associate Engineers and wafer tech operators to ensure smooth 24/7 inline shift operation.
  • Train and certify DO Associate Engineers on recipe creation and defect source knowledge.
  • Maintain and enhance internal SOP/CAS and participate in internal/external audits.
  • Operate FIB/SEM/EDX for inline failure analysis.
  • Operate and create recipes in Brightfield, Darkfield and other YDD tools.
  • Maintain and clean Brightfield, Darkfield and other YDD tool recipes.
  • Build and develop defect source library and tool defect fingerprinting.
  • Track inline defect performance by layer/process tool and chamber weekly.
  • Perform defect characterization by process tools and report findings.
  • Drive continuous improvement activities on defects with modules/vendors/equipment teams.
  • Collaborate with process engineers to troubleshoot inline defects and lead reduction efforts.
  • Provide scan support in low yield investigations and coordinate with PI/YE/PE on yield enhancement strategies.
  • Automate daily activities to speed up troubleshooting.

Skills

Leadership
Communication
Analytical skills
Defect analysis
Yield improvement

Education

Masters or Bachelor Degree in Electrical / Electronics / Chemical / Microelectronics Engineering

Tools

MS PowerPoint
Excel
Excel VBA
PowerBI

Job description

  • Supervise YDD Associate Engineers and wafer tech operators to ensure smooth 24/7 inline shift operation
  • Train and certify DO Associate Engineers on recipe creation and defect source knowledge
  • Maintain and enhance internal SOP/CAS and involve in internal;/external audit
  • Operate FIB/SEM/EDX for inline failure analysis
  • Operate and create recipes in Brightfield, Darkfield and other YDD tools
  • Maintain and housekeep Brightfield, Darkfield and recipes of other YDD tools
  • Perform partition analysis on defect source and detailed reports on issues
  • Build and develop defect source library and tool’s defect source fingerprinting
  • Track inline defect performance by layer/process tool/chamber on weekly basis
  • Perform defect characterization by process tools
  • Continuous improvement activities on defect reductions with Modules / vendors / equipment team
  • Liaise with process engineers in different modules to troubleshoot for inline defects and defect reduction activities
  • Provide scan support in low yield investigation & co-work with PI/YE/PE on technology & device specific yield enhancement activities
  • Automate daily activities to improve troubleshooting speed of team
  • Responsible for wafer quality to conform to product requirements and have the authority to stop shipment and stop production to correct quality problems
Job Requirements:
  • Masters or Bachelor Degree in Electrical / Electronics / Chemical / Microelectronics Engineering.
  • 5-8 years of relevant work experience in high volume manufacturing of electronics components in an MNC or semi-conductor industry preferred.
  • Familiar and experience in defect analysis and yield enhancement in wafer process.
  • Excellent interpersonal and communication skills with good leadership capability.
  • Strong analytical skills and able to work under pressure in a fast pace environment.
  • Proficient with MS Power Point, Excel, Excel VBA, PowerBI.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer (Integration Yield Defect)
Principal Engineer (Integration Yield Defect)

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 85,000 - 120,000
Senior Engineer/ Engineer (Integration - Yield)
Senior Engineer/ Engineer (Integration - Yield)

Vanguard International Semiconductor Corporation • Singapore

On-site
SGD 60,000 - 90,000
Senior Device Engineer
Senior Device Engineer

STMICROELECTRONICS PTE LTD • Singapore

On-site
SGD 60,000 - 90,000
Defect Management Process Engineer
Defect Management Process Engineer

United Microelectronics Corporation (Singapore Branch) • Singapore

On-site
SGD 60,000 - 120,000
Senior Yield Defect & Integration Engineer
Senior Yield Defect & Integration Engineer

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 85,000 - 120,000
Defect Management Process Engineer
Defect Management Process Engineer

United Microelectronics Corporation (UMC) • Singapore

On-site
SGD 85,000 - 120,000
Senior Engineer (Integration)
Senior Engineer (Integration)

Vanguard International Semiconductor Corporation (VIS) • Singapore

On-site
SGD 60,000 - 90,000
Principal / MTS Process Integration Engineer
Principal / MTS Process Integration Engineer

Ambition Singapore • Singapore

On-site
SGD 150,000 - 190,000
Senior Integration Engineer, Yield & Defect Reduction
Senior Integration Engineer, Yield & Defect Reduction

Vanguard International Semiconductor Corporation • Singapore

On-site
SGD 60,000 - 90,000
Senior Engineer, Yield Management
Senior Engineer, Yield Management

Poet Technologies Pte Ltd • Singapore

On-site
SGD 110,000 - 170,000