High-Speed Analog/Mixed-Signal IC Design Engineer

Astera Labs

Singapore

On-site

SGD 120,000 - 170,000

Full time

41 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Astera Labs is seeking an Analog/Mixed-Signal IC Design Engineer to join a key team that designs advanced CMOS products for AI connectivity. You will design and verify PLLs, DLLs, ADCs, regulators, amplifiers, TX/RX, and CDRs to meet stringent performance targets while shaping analog and clocking blocks for high-speed connectivity applications.

Proficiency with industry tools such as Spectre and MATLAB is required, and experience with 20nm node or newer tapeouts is highly valued.

Qualifications

  • Pursuing a Master’s or PhD in EE is preferred.
  • Hands-on experience in designing high-speed mixed-signal circuits including ADC/DAC data converters, RX front-end, TX driver/serializer, low-jitter PLLs.
  • Solid biasing, band-gaps, reference circuits, opamps and comparators understanding.
  • Proven track-record for analog circuit implementation and high-speed data transmission.
  • Design and tapeout experience in advanced CMOS nodes (e.g. 20nm+).
  • Strong transistor-level design, stability analysis and noise/jitter understanding.
  • Knowledge of TIA design and optical transceivers is a plus.
  • Familiarity with Python/Matlab/C for scripting and lab debugging.

Responsibilities

  • Design and verify PLL, DLL, ADC, regulators, amplifiers, TX/RX and CDRs to meet targets.
  • Develop analog and clocking blocks for connectivity applications.
  • Use Spectre and MATLAB for simulation and verification.
  • Collaborate with global teams across time zones; deliver under deadlines.
  • Lab bring-up and debugging of chips; contribute to documentation and patents.

Skills

Analog IC design
High-speed mixed-signal
PLL design
ADC design
RFIC design
Noise/jitter analysis
Transistor-level design
Biasing/reference circuits
Opamps/comparators
Lab bring-up
Python/MATLAB scripting
Verilog RTL/DSP concepts

Education

Master's or PhD in Electrical Engineering

Tools

Spectre
MATLAB
Python
Verilog RTL

Job description

Astera Labs is seeking an Analog/Mixed-Signal IC Design Engineer to join a key team that designs advanced CMOS products for AI connectivity. You will design and verify PLLs, DLLs, ADCs, regulators, amplifiers, TX/RX, and CDRs to meet stringent performance targets while shaping analog and clocking blocks for high-speed connectivity applications.

Proficiency with industry tools such as Spectre and MATLAB is required, and experience with 20nm node or newer tapeouts is highly valued.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Analog Mixed Signal Design Engineer
Analog Mixed Signal Design Engineer

Astera Labs • Singapore

On-site
SGD 120,000 - 170,000
Senior Analog Mixed-Signal IC Layout Engineer
Senior Analog Mixed-Signal IC Layout Engineer

Astera Labs • Singapore

On-site
SGD 120,000 - 180,000
Tech Lead Analog Mixed-Signal IC Layout Engineer
Tech Lead Analog Mixed-Signal IC Layout Engineer

Astera Labs • Singapore

On-site
SGD 180,000 - 240,000
Senior Analog/Mixed-Signal IC Layout Architect
Senior Analog/Mixed-Signal IC Layout Architect

Astera Labs • Singapore

On-site
SGD 120,000 - 180,000
Tech Lead, Analog & Mixed-Signal IC Layout
Tech Lead, Analog & Mixed-Signal IC Layout

Astera Labs • Singapore

On-site
SGD 180,000 - 240,000
Senior Physical Design Engineer - High-Speed IP & Tapeout
Senior Physical Design Engineer - High-Speed IP & Tapeout

Astera Labs • Singapore

On-site
SGD 120,000 - 190,000
Analog/Mixed Signal IC Design Engineer
Analog/Mixed Signal IC Design Engineer

AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED • Singapore

On-site
SGD 120,000 - 180,000
Senior Engineer - Physical Design
Senior Engineer - Physical Design

ASTERA LABS SINGAPORE PRIVATE LIMITED • Singapore

On-site
SGD 120,000 - 170,000
Principal Physical Design Engineer
Principal Physical Design Engineer

Astera Labs • Singapore

On-site
SGD 140,000 - 190,000
Senior Physical Design Lead for High-Speed Transceivers
Senior Physical Design Lead for High-Speed Transceivers

Astera Labs • Singapore

On-site
SGD 120,000 - 180,000