Advanced Design Verification Engineer (SystemVerilog)

OMNIVISION

Singapore

On-site

SGD 60,000 - 120,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

OMNIVISION is seeking a Design Verification Engineer to join a passionate verification team, developing state-of-the-art methodologies across UVM, C/C++ co-simulation, system emulation and formal verification. The goal is zero-defect with the best approaches to large verification space.

The candidate should have a strong background in Verilog/SystemVerilog and be proficient in programming, with optional experience in CNN/Transformer and NPU/GPU/DSP verification.

Qualifications

  • Disciplined, quality-minded and driven for excellence.
  • Excellent team player and strong communication skills.
  • MSEE/BSEE in Electrical Engineering or Computer Engineering.
  • Experience in UVM verification is a plus.
  • Knowledge in CNN/Transformer DL algorithms is a plus.
  • Experience in NPU/GPU/DSP verification is a plus.
  • Experience in ARM or RISC-V processor systems is a plus.
  • Passionate and strong in programming is a plus.
  • Commit at least 6 months full time and preferably 9 months.
  • Good understanding of signed/unsigned number systems and their operations.
  • Strong knowledge of Verilog or SystemVerilog is required.

Responsibilities

  • Develop and deploy state-of-the-art verification methodologies for complex designs.
  • Pursue zero-defect verification with best approaches in verification space.
  • Collaborate with verification team to push limits and ensure quality.

Skills

UVM
C/C++
SystemVerilog
CNN/Transformer
NPU/GPU/DSP
ARM/RISC-V
Programming

Education

MSEE/BSEE (Electrical/Computer Engineering)

Tools

ARM
RISC-V

Job description

OMNIVISION is seeking a Design Verification Engineer to join a passionate verification team, developing state-of-the-art methodologies across UVM, C/C++ co-simulation, system emulation and formal verification. The goal is zero-defect with the best approaches to large verification space.

The candidate should have a strong background in Verilog/SystemVerilog and be proficient in programming, with optional experience in CNN/Transformer and NPU/GPU/DSP verification.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer (Internship)
Design Verification Engineer (Internship)

OMNIVISION • Singapore

On-site
SGD 60,000 - 120,000
(Staff/Sr. Staff) Digital Design Verification Engineer
(Staff/Sr. Staff) Digital Design Verification Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

On-site
SGD 70,000 - 90,000
Design Verification Manager
Design Verification Manager

OMNIVISION • Singapore

On-site
SGD 100,000 - 130,000
Design Verification Manager
Design Verification Manager

OmniVision Technologies Singapore Pte. Ltd. • Singapore

On-site
SGD 90,000 - 120,000
ASIC Verification Engineer
ASIC Verification Engineer

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000
SoC Design Verification Manager
SoC Design Verification Manager

Ambition • Singapore

On-site
SGD 180,000 - 260,000
SoC Design Verification Manager
SoC Design Verification Manager

Ambition Singapore • Singapore

On-site
SGD 180,000 - 240,000
Lead engineer-Design verification
Lead engineer-Design verification

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000
SoC Design Verification Manager
SoC Design Verification Manager

Ambition Group Singapore Pte. Ltd. (SG) • Singapore

On-site
SGD 180,000 - 240,000
Senior ASIC Verification Engineer (UVM, Formal)
Senior ASIC Verification Engineer (UVM, Formal)

Uni Connect • Singapore

On-site
SGD 80,000 - 120,000