Advanced Design Verification Engineer (SystemVerilog)

OMNIVISION

Singapore

Vor Ort

SGD 60.000 - 120.000

Vollzeit

14 Tage+

Erhalte eine Antwort von diesem Arbeitgeber

Dein Lebenslauf und dein Anschreiben, genau auf das zugeschnitten, was gesucht wird.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

OMNIVISION is seeking a Design Verification Engineer to join a passionate verification team, developing state-of-the-art methodologies across UVM, C/C++ co-simulation, system emulation and formal verification. The goal is zero-defect with the best approaches to large verification space.

The candidate should have a strong background in Verilog/SystemVerilog and be proficient in programming, with optional experience in CNN/Transformer and NPU/GPU/DSP verification.

Qualifikationen

  • Disciplined, quality-minded and driven for excellence.
  • Excellent team player and strong communication skills.
  • MSEE/BSEE in Electrical Engineering or Computer Engineering.
  • Experience in UVM verification is a plus.
  • Knowledge in CNN/Transformer DL algorithms is a plus.
  • Experience in NPU/GPU/DSP verification is a plus.
  • Experience in ARM or RISC-V processor systems is a plus.
  • Passionate and strong in programming is a plus.
  • Commit at least 6 months full time and preferably 9 months.
  • Good understanding of signed/unsigned number systems and their operations.
  • Strong knowledge of Verilog or SystemVerilog is required.

Aufgaben

  • Develop and deploy state-of-the-art verification methodologies for complex designs.
  • Pursue zero-defect verification with best approaches in verification space.
  • Collaborate with verification team to push limits and ensure quality.

Kenntnisse

UVM
C/C++
SystemVerilog
CNN/Transformer
NPU/GPU/DSP
ARM/RISC-V
Programming

Ausbildung

MSEE/BSEE (Electrical/Computer Engineering)

Tools

ARM
RISC-V

Jobbeschreibung

OMNIVISION is seeking a Design Verification Engineer to join a passionate verification team, developing state-of-the-art methodologies across UVM, C/C++ co-simulation, system emulation and formal verification. The goal is zero-defect with the best approaches to large verification space.

The candidate should have a strong background in Verilog/SystemVerilog and be proficient in programming, with optional experience in CNN/Transformer and NPU/GPU/DSP verification.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

(Sr./Staff) Design Verification Engineer
(Sr./Staff) Design Verification Engineer

OmniVision Technologies Singapore Pte. Ltd. • Singapore

Vor Ort
SGD 90.000 - 150.000
Senior/Staff Design Verification Engineer - UVM Expert
Senior/Staff Design Verification Engineer - UVM Expert

OmniVision Technologies Singapore Pte. Ltd. • Singapore

Vor Ort
SGD 90.000 - 150.000
Design Verification Engineer (Internship)
Design Verification Engineer (Internship)

OMNIVISION • Singapore

Vor Ort
SGD 60.000 - 120.000
(Staff/Sr. Staff) Digital Design Verification Engineer
(Staff/Sr. Staff) Digital Design Verification Engineer

OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. • Singapore

Vor Ort
SGD 70.000 - 90.000
Senior Design Verification Engineer
Senior Design Verification Engineer

UST • Singapore

Vor Ort
SGD 70.000 - 120.000
Design Verification Manager
Design Verification Manager

OMNIVISION • Singapore

Vor Ort
SGD 100.000 - 130.000
Design Verification Manager
Design Verification Manager

OmniVision Technologies Singapore Pte. Ltd. • Singapore

Vor Ort
SGD 90.000 - 120.000
ASIC Verification Engineer
ASIC Verification Engineer

Uni Connect • Singapore

Vor Ort
SGD 80.000 - 120.000
Design Verification Engineer
Design Verification Engineer

Black Sesame Technologies (Singapore) Pte Ltd • Singapore

Vor Ort
SGD 70.000 - 110.000
Design Verification Engineer
Design Verification Engineer

BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. • Singapore

Vor Ort
SGD 70.000 - 120.000