[2027 Campus Hire] Design Verification Engineer

Mediatek Singapore Pte Ltd

Singapore

On-site

SGD 78,000 - 123,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

MediaTek Incorporated in Singapore is seeking engineers to contribute to ASIC DV efforts for IP/SoC verification. You will design verification plans and environments, and implement IP/testbench components with UVM, SystemVerilog, Verilog and SystemC.

Join a team focused on challenging projects across WiFi, 5G, AR/VR, AI and cloud networking, with opportunities for continuous learning and professional growth at the One North campus in Singapore.

Qualifications

  • Bachelor’s degree in Electrical/Computer Engineering or related field.
  • Dedication to continuous self-developing and learning new technologies.
  • Good knowledge of chip design flow and EDA tools.
  • Strong coding skills in C/C++, Perl, Python, and Unix/Linux shell.

Responsibilities

  • Module/IP/SOC design verification.
  • Develop and review test plans.
  • Develop verification environment/testbench in Module/IP/SOC level.
  • Develop verification IP and reference model.
  • Implement test with randomization-based coverage driven verification methodology.
  • Implement functional and functional/code coverage closure.
  • Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
  • Low Power verification.
  • Formal verification.
  • Verification automation flow.

Skills

C/C++
Perl
Python
Unix/Linux shell

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering or related

Tools

UVM
SystemVerilog
Verilog
SystemC

Job description

Job Description

[What you will do]

  • Module/IP/SOC design verification.
  • Develop and review test plans.
  • Develop verification environment/testbench in Module/IP/SOC level.
  • Develop verification IP and reference model.
  • Implement test with randomization-based coverage driven verification methodology.
  • Implement functional and functional/code coverage closure.
  • Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
  • Low Power verification.
  • Formal verification.
  • Verification automation flow.

#LI-WC1

Main Requirements and Qualifications
  1. [What you will bring]
  2. - Bachelor’s degree in Electrical Engineering, Computer Engineering or related
  3. - Dedication to continuous self-developing and learning new technologies
  4. - Good knowledge of chip design flow and EDA tools
  5. - Strong coding skills in C/C++, Perl, Python, and Unix/Linux shell
  6. Location: One North, Singapore
  7. [About the team]
  8. ASIC DV Team focus on developing full and advanced verification methodology IP/SOC. You will have chance to work on challenging projects that attractive and be immersed in leading tech e.g.: WiFi, 5G, AR/VR, AI, Cloud Networking. A comprehensive program for professional development / career growth will be provided to the new joiner and he/she will have chance to learn from the best expert in this area.
  9. [Why MediaTek?]
  10. MediaTek Incorporated (TWSE: 2454) is the world’s 5th largest global fabless semiconductor company. Joining MediaTek means becoming part of a team that powers over 2 billion ICs worldwide, enriching and enhancing everyday life. Our chipsets are integral to a wide range of products, from smartphones, mobile devices to home and IoT devices, in entertainment and multimedia products, and provide connectivity and communication solutions that keep people connected with friends and their families with access to online resources.

    Working at MediaTek offers you the opportunity to contribute to the world through the devices we use in our daily lives.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

[2027 Campus Hire] Design Verification Engineer
[2027 Campus Hire] Design Verification Engineer

MediaTek • Singapore

On-site
SGD 70,000 - 110,000
[2027 Campus Hire] Analog Design Engineer - Power Management Circuit
[2027 Campus Hire] Analog Design Engineer - Power Management Circuit

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 60,000 - 120,000
[2027 Campus Hire] Analog Design Engineer - Power Management Circuit
[2027 Campus Hire] Analog Design Engineer - Power Management Circuit

MediaTek • Singapore

On-site
SGD 60,000 - 90,000
[2027 Campus Hire] CPU Design Implementation Engineer
[2027 Campus Hire] CPU Design Implementation Engineer

MediaTek • Singapore

On-site
SGD 42,000 - 66,000
Design Verification Engineer — IP/SoC, UVM & Low Power
Design Verification Engineer — IP/SoC, UVM & Low Power

MediaTek • Singapore

On-site
SGD 70,000 - 110,000
Design Verification Engineer - ASIC/SoC (UVM, SystemVerilog)
Design Verification Engineer - ASIC/SoC (UVM, SystemVerilog)

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 78,000 - 123,000
[2027 Campus Hire] NPU Physical Design Engineer
[2027 Campus Hire] NPU Physical Design Engineer

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 80,000 - 120,000
[2027 Campus Hire] IC Physical Design Engineer
[2027 Campus Hire] IC Physical Design Engineer

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 120,000 - 210,000
[2027 Campus Hire] IC Physical Design Engineer
[2027 Campus Hire] IC Physical Design Engineer

MediaTek • Singapore

On-site
SGD 45,000 - 65,000
Design Verification-Staff
Design Verification-Staff

Uni Connect • Singapore

On-site
SGD 90,000 - 150,000