ASIC Design Engineer / SOC Designer

Antmicro

Göteborgs kommun

In loco

SEK 486.066 - 702.095

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Descrizione del lavoro

A leading technology firm in Göteborg is seeking an ASIC Design Engineer to join their innovative team. You will work on designing and optimizing ASICs while collaborating with experts in various domains. The ideal candidate should possess strong HDL expertise, knowledge of computer architecture, and be ready to tackle complex challenges. Situated in a dynamic environment, this role requires a BSc or MSc in relevant fields and the willingness to work on-site in Sweden.

Competenze

  • Expertise in HDLs such as SystemVerilog, Verilog, VHDL, or Chisel.
  • Strong background in digital logic design, RTL, and ASIC development.
  • Good understanding of RISC-V computer architecture is a plus.
  • Working knowledge of various communication interfaces like UART, I2C, SPI, etc.

Mansioni

  • Collaborate with experts to design and optimize ASICs.
  • Implement test-driven and software-oriented methodologies.
  • Tackle complex challenges in interoperability and performance tuning.

Conoscenze

HDLs (SystemVerilog, Verilog, VHDL, Chisel)
Digital logic design
Computer architecture
Verification (UVM, Cocotb)
C/C++/Rust
Python/Bash/TCL
Bus architectures (TileLink, AXI, AHB, APB, Wishbone)
Communication interfaces (UART, I2C, I3C, SPI, PCIe, USB)
Linux

Formazione

BSc or MSc in computer science, electrical engineering or related fields

Descrizione del lavoro

As an ASIC Design Engineer at Antmicro, you will join a team of innovators working on new designs and tooling for state-of-the-art silicon.

You will collaborate with experts in various domains to design, implement, and optimize ASICs for datacenter, security, IoT and other applications, using test‑driven, software‑oriented methodologies. This role requires a deep understanding of digital logic and architecture, as well as a willingness to tackle complex challenges in interoperability, performance tuning, and low‑level design. A good background in topics such as hardware emulation, computer architectures, and systems integration is welcome, and openness to new approaches and incorporating productivity enhancements using open source tools into your workflow is necessary.

We are a leading developer of open source ASIC design tooling and IP, working within organizations like CHIPS Alliance and RISC‑V to push forward a more transparent, open and software‑driven ASIC ecosystem.

Requirements
  • BSc or MSc in computer science, electrical engineering or related fields
  • expertise in HDLs (e.g. SystemVerilog, Verilog, VHDL, Chisel)
  • good understanding of computer architecture (RISC‑V experience is a plus)
  • strong expertise in digital logic design, RTL, and ASIC development
  • knowledge of common bus architectures like TileLink, AXI, AHB, APB, Wishbone
  • knowledge of typical communication interfaces such as UART, I2C, I3C, SPI, PCIe and USB
  • expertise in verification (e.g. UVM and/or Cocotb) and Continuous Integration
  • understanding of the implications of working with different process design kits (PDKs)
  • understanding of operating systems and low level software
  • good knowledge of programming languages like C/C++/Rust
  • good knowledge of scripting languages like Python/Bash/TCL
  • working knowledge of Linux
  • permanent residency and eligibility to work in the EU
  • readiness to work on‑site

If you meet the listed criteria and want to join our team, hit the Apply button or fill in the application form at https://careers.antmicro.com/jobs/asic-engineer/

We reserve the right to reply only to selected applications.

Please include the following in your CV:

Pursuant to Regulation (EU) 2016/679 of the European Parliament and of the Council of 27th April 2016, I hereby consent to the processing of personal data included in my job offer for the purpose of the present and future recruitment by Antmicro.

Applicants have the right to withdraw their consent, demand the data controller (Antmicro: contact@antmicro.com) to provide access, rectify, delete and limit processing of their personal data, as well as the right to object against the processing thereof and to lodge a complaint with a supervisory authority.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Digital Design / FPGA Engineer
Digital Design / FPGA Engineer

Antmicro • Göteborgs kommun

In loco
SEK 550.000 - 750.000
ASIC Designer
ASIC Designer

Swediumglobal • Göteborgs kommun

In loco
SEK 646.412 - 861.883
ASIC verification Engineer
ASIC verification Engineer

Chipright • Svezia

In loco
SEK 600.000 - 750.000
Digital SoC/ASIC/FPGA System Architect
Digital SoC/ASIC/FPGA System Architect

Chipright • Svezia

In loco
SEK 75.000 - 95.000
Senior ASIC Designer
Senior ASIC Designer

Swediumglobal • Stockholms kommun

In loco
SEK 600.000 - 850.000
ASIC SoC System Architect, Lund
ASIC SoC System Architect, Lund

Axis Communications AB • Lunds kommun

In loco
SEK 900.000 - 1.100.000
Company bonus
Friday cake
Wellness allowance
+2
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

ESSIQ AB • Malmö kommun

In loco
SEK 900.000 - 1.200.000
Pension contributions
Comprehensive insurance coverage
Attractive employee benefits
Senior ASIC Designer
Senior ASIC Designer

Professional Galaxy AB • Stockholms kommun

Ibrido
SEK 700.000 - 950.000
ASIC Design Engineer
ASIC Design Engineer

Swediumglobal • Svezia

In loco
SEK 494.831 - 714.756
ASIC SoC Security Architect, Lund
ASIC SoC Security Architect, Lund

Axis Communications • Lunds kommun

In loco
SEK 485.908 - 680.271
Company bonus
Friday cake
Wellness allowance
+2