Remote ASIC Back-End / Physical Design Engineer

Resquant

Warszawa

Hybrid

PLN 246,000 - 368,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Equity options
Remote/hybrid work

Job summary

Resquant is seeking ASIC Back-End / Physical Design Engineers to drive full flow for quantum-resistant crypto processors on the GF 22FDX FD-SOI platform. Roles range from mid to senior level, with competitive compensation and equity options.

These positions offer hybrid work with options for remote collaboration and a strong focus on cutting-edge chip security. Ideal candidates have 5+ years of backend design experience and are eligible for a Polish employment contract, ready to contribute to a

Qualifications

  • Bachelor’s or master’s degree in Electrical/Computer Engineering or related field.
  • 5+ years (Mid-level) or 8+ years (Senior-level) ASIC back-end / physical design experience.
  • Experience with place-and-route tools: Innovus, IC Compiler II / Fusion Compiler.
  • Strong timing analysis and signoff: PrimeTime, Tempus.
  • Experience with physical verification tools: Calibre, IC Validator, Pegasus.
  • Knowledge of low-power implementation and UPF/CPF.
  • Ability to work independently or with cross-functional teams.
  • Eligible to work under a Polish employment contract (UoP).

Responsibilities

  • Drive full physical implementation flow: floorplanning, placement, CTS, and routing for quantum-resistant cryptographic processors.
  • Perform timing closure and STA signoff across corners and modes.
  • Power planning and IR-drop and electromigration checks.
  • Implement low-power architectures including ABB power domain distribution.
  • Handle synthesis-to-layout handoff and tapeout prep with GlobalFoundries.
  • Participate in certification and technical documentation development.

Skills

Problem-solving
Analytical thinking
Cross-functional collaboration
Independent work

Education

Bachelor’s or Master’s in Electrical/Computer Engineering

Tools

Innovus
IC Compiler II
Fusion Compiler
PrimeTime
Tempus
Calibre
IC Validator
Pegasus

Job description

Resquant is seeking ASIC Back-End / Physical Design Engineers to drive full flow for quantum-resistant crypto processors on the GF 22FDX FD-SOI platform. Roles range from mid to senior level, with competitive compensation and equity options.

These positions offer hybrid work with options for remote collaboration and a strong focus on cutting-edge chip security. Ideal candidates have 5+ years of backend design experience and are eligible for a Polish employment contract, ready to contribute to a

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Back-End / Physical Design Engineer (multiple)
ASIC Back-End / Physical Design Engineer (multiple)

Resquant • Warszawa

Hybrid
PLN 246,000 - 368,000
Equity options
Remote/hybrid work
Senior FPGA Design Engineer - Secure Crypto (Remote)
Senior FPGA Design Engineer - Secure Crypto (Remote)

Resquant • Warszawa

Hybrid
PLN 246,000 - 346,000
Equity options
Remote/Hybrid work
Broad Technical Ownership
FPGA Design Engineer
FPGA Design Engineer

Resquant • Warszawa

Hybrid
PLN 246,000 - 346,000
Equity options
Remote/Hybrid work
Broad Technical Ownership
FPGA Developer - Poland
FPGA Developer - Poland

GTS • Warszawa

On-site
PLN 253,000 - 360,000
Senior ASIC/FPGA Design Engineer – Hybrid & Impactful IP
Senior ASIC/FPGA Design Engineer – Hybrid & Impactful IP

Eltronic A/S • Katowice

Hybrid
PLN 180,000 - 260,000
Hybrid working some days a week
Flat organizational structure
International and flexible environment
FPGA Digital Design Engineer — SoC & Software Integration
FPGA Digital Design Engineer — SoC & Software Integration

Antmicro • Poznań

On-site
PLN 171,000 - 257,000
Digital Design / FPGA Engineer
Digital Design / FPGA Engineer

Antmicro • Poznań

On-site
PLN 171,000 - 257,000
ASIC/FPGA Design Engineer – Poland
ASIC/FPGA Design Engineer – Poland

Eltronic A/S • Katowice

Hybrid
PLN 48,000 - 68,000
Senior ASIC/FPGA Design Engineer – Poland
Senior ASIC/FPGA Design Engineer – Poland

Eltronic A/S • Katowice

Hybrid
PLN 180,000 - 260,000
Hybrid working some days a week
Flat organizational structure
International and flexible environment
Senior Cryptography Software Engineer - Post-Quantum
Senior Cryptography Software Engineer - Post-Quantum

3M HEALTHCARE • Województwo pomorskie

Hybrid
PLN 180,000 - 260,000
Stock programs
Quarterly Bonuses
Employee Pension Plan
+3