Senior MEMS/CMOS Timing IC Design Engineer (Delft)

European Tech Recruit

Den Haag

On-site

EUR 60,000 - 90,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

European Tech Recruit seeks an experienced Mixed-Signal Design Engineer in Delft to join a leading MEMS and Analog semiconductor company that delivers precision timing solutions. You will contribute to building timing circuits based on MEMS technology and collaborate with product, characterization, test and applications teams.

The ideal candidate holds an MS or PhD in Electrical Engineering with 2–4+ years of relevant experience, possesses strong CMOS circuit knowledge and noise analysis, and is

Qualifications

  • MS in Electrical Engineering or related field with minimum 4 years of related experience, or PhD in Electrical Engineering with minimum 2 years of related experience
  • Excellent academic record with published research projects prototyped and proven in silicon
  • Detailed knowledge of CMOS Circuits and noise analysis

Responsibilities

  • Design Analog and Mixed-Signal Circuits meeting architectural requirements and technical specifications
  • Contribute to the architectural definition of the design and chip integration
  • Perform calculations, design and verification simulations to ensure building blocks meet
  • specifications at the schematic level and after post-layout extraction, while fully provisioning for DFT and DFM
  • Work closely with Layout Engineers to validate proper layout, using all best-known methods
  • Document assigned blocks, and hold preliminary and final design review meetings
  • Actively participate in the chip bring-up, evaluation and characterization, with emphasis on owned blocks
  • Work cross-functionally with Product, Characterization, Test, and Application Engineers on issues related to owned circuit blocks
  • Support other projects as needed by management or as business needs change

Skills

CMOS circuits
Noise analysis
Temperature sensor
Analog and digital filters
Sub-threshold circuits
Low-noise regulator
Bandgap references
High-speed drivers
Circuit layout oversight
MATLAB
VerilogA

Education

MS in Electrical Engineering or related field with minimum 4 years of related experience
Ph.D. in Electrical Engineering with minimum 2 years of related experience

Tools

Cadence analog design tools
VerilogA

Job description

European Tech Recruit seeks an experienced Mixed-Signal Design Engineer in Delft to join a leading MEMS and Analog semiconductor company that delivers precision timing solutions. You will contribute to building timing circuits based on MEMS technology and collaborate with product, characterization, test and applications teams.

The ideal candidate holds an MS or PhD in Electrical Engineering with 2–4+ years of relevant experience, possesses strong CMOS circuit knowledge and noise analysis, and is

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Analog/Mixed-Signal Design Engineer – Timing MEMS
Senior Analog/Mixed-Signal Design Engineer – Timing MEMS

European Tech Recruit • Delft

On-site
EUR 75,000 - 120,000
Senior Analog/Mixed-Signal Design Engineer (MEMS Timing)
Senior Analog/Mixed-Signal Design Engineer (MEMS Timing)

European Tech Recruit • Delft

On-site
EUR 60,000 - 80,000
Senior Mixed Signal Design Engineer (MEMS/CMOS) - Visas Supported
Senior Mixed Signal Design Engineer (MEMS/CMOS) - Visas Supported

European Tech Recruit • Den Haag

On-site
EUR 60,000 - 90,000
Analog Mixed Signal Design Engineer (CMOS/PLL/Oscillators) - Visas Supported
Analog Mixed Signal Design Engineer (CMOS/PLL/Oscillators) - Visas Supported

European Tech Recruit • Delft

On-site
EUR 75,000 - 120,000
Senior Analog Mixed Signal Design Engineer (CMOS/PLL/Oscillators) - Visas Supported
Senior Analog Mixed Signal Design Engineer (CMOS/PLL/Oscillators) - Visas Supported

European Tech Recruit • Delft

On-site
EUR 60,000 - 80,000
Director, MEMS Circuit Design – Low-Noise Timing Leader
Director, MEMS Circuit Design – Low-Noise Timing Leader

SiTime • Rijswijk

On-site
EUR 150,000 - 210,000
Equity grants
Quarterly bonus
Competitive compensation
Director of MEMS Circuit Design & Timing Solutions
Director of MEMS Circuit Design & Timing Solutions

Qabird • Rijswijk

On-site
EUR 150,000 - 230,000
Equity grants
Senior Mixed Signal Design Engineer (MEMS/CMOS) - Visas Supported
Senior Mixed Signal Design Engineer (MEMS/CMOS) - Visas Supported

European Tech Recruit • Den Haag

On-site
EUR 70,000 - 90,000
Analog Mixed-Signal Design Engineer (MEMS/Sensors/CMOS) - VISAS Supported
Analog Mixed-Signal Design Engineer (MEMS/Sensors/CMOS) - VISAS Supported

European Tech Recruit • Delft

On-site
EUR 50,000 - 75,000
Director, Circuit Design Engineering — Lead Mixed-Signal ICs (Equity)
Director, Circuit Design Engineering — Lead Mixed-Signal ICs (Equity)

Sitime-Corporation • Rijswijk

On-site
EUR 150,000 - 230,000