Graduate FPGA Hardware Engineer - Low-Latency Trading

IMC B.V.

Amsterdam

On-site

EUR 44,000 - 60,000

Full time

10 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

IMC invites outstanding graduates to join a five-week Global Trainee Programme led by our engineers and traders across Europe, the United States, and Asia-Pacific. After the programme, you’ll advance in your local office with a mentor, applying what you’ve learned to real-world, high-impact FPGA projects.

You’ll gain deep exposure to IMC’s RTL/FPGA development process, collaborating with traders and software engineers to optimize low-latency trading systems.

Qualifications

  • Recent graduate (or graduating by 2027) in Computer Science, Software Engineering, Electrical Engineering, or a related discipline.
  • Experience with hardware description languages such as VHDL, Verilog, or SystemVerilog.
  • Proficiency in at least one programming language (C++ or Python preferred).
  • Strong analytical and problem-solving abilities with a passion for tackling complex technical challenges.
  • Collaborative mindset; you thrive in environments that value creativity, innovation, and teamwork.
  • A genuine interest in how technology shapes financial markets (no prior finance experience required).
  • Available to start full-time in February or August 2027.

Responsibilities

  • Design, implement, and validate improvements to IMC’s FPGA trading systems.
  • Work hands-on with cutting-edge hardware and development tools to optimise system performance.
  • Participate in pair programming sessions, peer code reviews, and design discussions to ensure high-quality solutions.
  • Collaborate with traders and software engineers to deliver robust, low-latency systems.
  • Continue to grow through workshops, training sessions, and networking events with engineers across all IMC regions.

Skills

C++
Python
Analytical thinking
Teamwork
Finance interest

Education

Bachelor's degree in CS/SE/EE

Tools

VHDL
Verilog
SystemVerilog

Job description

IMC invites outstanding graduates to join a five-week Global Trainee Programme led by our engineers and traders across Europe, the United States, and Asia-Pacific. After the programme, you’ll advance in your local office with a mentor, applying what you’ve learned to real-world, high-impact FPGA projects.

You’ll gain deep exposure to IMC’s RTL/FPGA development process, collaborating with traders and software engineers to optimize low-latency trading systems.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Graduate FPGA Engineer: Low-Latency Hardware for Trading
Graduate FPGA Engineer: Low-Latency Hardware for Trading

IMC Trading • Amsterdam

On-site
EUR 42,000 - 62,000
Graduate FPGA Engineer - Trainee for Low-Latency Hardware
Graduate FPGA Engineer - Trainee for Low-Latency Hardware

ittihad medical centre • Amsterdam

On-site
EUR 42,000 - 54,000
Graduate Hardware Engineer
Graduate Hardware Engineer

IMC B.V. • Amsterdam

On-site
EUR 44,000 - 60,000
Graduate Hardware Engineer
Graduate Hardware Engineer

ittihad medical centre • Amsterdam

On-site
EUR 42,000 - 54,000
Graduate Hardware Engineer
Graduate Hardware Engineer

IMC Trading • Amsterdam

On-site
EUR 42,000 - 62,000
FPGA Hardware Engineer Intern - Hands-on Mentorship
FPGA Hardware Engineer Intern - Hands-on Mentorship

IMC Trading • Amsterdam

On-site
EUR 11,000 - 20,000
Fully furnished accommodation
Catered meals
Competitive pay
Graduate Software Engineer — Trainee in Trading Tech
Graduate Software Engineer — Trainee in Trading Tech

IMC Trading • Amsterdam

On-site
EUR 40,000 - 60,000
FPGA Intern: Build Low-Latency Trading Systems
FPGA Intern: Build Low-Latency Trading Systems

Optiver Holding BV • Amsterdam

On-site
EUR 18,000 - 21,000
Flights provided
Accommodation provided
Office perks
+1
Graduate Trader
Graduate Trader

IMC B.V. • Amsterdam

On-site
USD 46,000 - 94,000
Graduate FPGA Engineer: AI-Driven, Low-Latency Trading
Graduate FPGA Engineer: AI-Driven, Low-Latency Trading

Optiver Holding BV • Amsterdam

On-site
EUR 90,000 - 120,000
Bonus pool
Global team
Paid vacation
+2