Digital Design Engineer

Fortaegis Technologies; Amsterdam; On-site; EUR 70,000 - 110,000; Full time

Job summary

Fortaegis Technologies in Amsterdam seeks a Digital Design Engineer to architect, develop and integrate RTL and IP for FPGA/ASIC-based products, translating system requirements into high-quality digital designs. You will ensure designs meet performance goals and integrate smoothly across the system.

The role emphasizes IP development, verification, timing, and cross-functional collaboration, with strong SystemVerilog/Verilog skills and hands-on EDA tool use (Vivado, Synopsys, Cadence).

Qualifications

• 5+ years in digital design for FPGA/ASIC with SystemVerilog/Verilog.
• Experience with IP development, integration, and verification in SoC/FPGA systems.
• Proficiency with synthesis/implementation flows and timing analysis.

Responsibilities

• Design and implement RTL from system requirements with microarchitecture docs.
• Develop and integrate IP blocks (PCIe, Ethernet, memory controllers) and evaluate trade-offs.
• Drive timing closure, area and power optimization through synthesis flows.
• Coordinate with verification, architecture, hardware, and software teams for integration.
• Maintain up-to-date with design tools and best practices.

Skills

RTL design

SystemVerilog

IP integration

EDA tools

Verification methods

Python scripting

Timing analysis

Communication skills

Tools

Vivado

Synopsys

Cadence

UVM

cocotb

Job description

Job description

Fortaegis is a fast-scaling, highly ambitious and cutting-edge semiconductor company. We are looking for a Digital Design Engineer responsible for architecting, developing, and integrating RTL and IP for FPGA and ASIC-based products. The role focuses on turning system-level requirements into high-quality, reusable digital designs, ensuring they are correctly implemented, meet performance goals, and integrate smoothly across the system. We are looking for candidates with not only an exceptional skillset, but also an exceptional mindset, willing to go above and beyond to make our hardware engineering team even better.

Job requirements

• 5+ years of experience in digital design and RTL development for FPGA and/or ASIC, with advanced knowledge of SystemVerilog and/or Verilog (VHDL a plus)
• Proven experience developing and integrating IP in complex SoC or FPGA-based systems, including standard interfaces (e.g., AXI/AXI-Stream, PCIe, Ethernet, DDR, SerDes)
• Hands-on experience with synthesis and implementation EDA tools (e.g., Vivado, Synopsys, Cadence) and strong understanding of static timing analysis, CDC, and low-power techniques
• Working knowledge of verification methodologies and simulators (e.g., UVM, cocotb, SVA; Siemens, Cadence, Synopsys) and scripting for automation (Python, Tcl, Perl)
• Strong analytical and problem-solving abilities with keen attention to detail, and the ability to translate system requirements into reusable RTL and IP while weighing trade-offs among performance, area, power, and schedule
• High-speed networking (Ethernet, PCIe) or cryptographic IP experience is advantageous
• Experience with IP evaluation or vendor engagement is a plus
• Effective communication, teamwork skills, and ability to collaborate across functions
• Ability to take ownership and solve problems beyond the scope of the job description, with a flexible, solution-oriented mindset

Job responsibilities

• Design and implement RTL (SystemVerilog/Verilog, VHDL) based on system-level requirements, including microarchitecture documents, block diagrams, and interface specifications
• Develop, integrate, and maintain custom and third-party IP (e.g., networking, memory controllers, PCIe, high-speed SerDes), and evaluate IP for functionality, performance, area/resource usage, and integration risk
• Integrate IP and subsystems at the block and top level, including bus fabrics (e.g., AXI), clocking, reset, and CDC strategy
• Run synthesis and implementation flows (FPGA or ASIC), develop timing constraints (SDC/XDC), and drive timing closure, area, and power optimization
• Perform RTL quality checks (lint, CDC/RDC) and support verification through unit-level testbenches, assertions, and failure debug, as well as simulation, emulation, and hardware bring-up
• Coordinate with verification, architecture, hardware, software, and firmware teams on register maps, integration requirements, and design reviews to ensure smooth integration of designs
• Stay up-to‑date with design tools, methodologies, and best practices, and contribute to architecture and flow improvements

Additional information

The successful candidate will have the unique opportunity to participate in shaping the future of our visionary company, contributing to the development of ultra-secure and high-performance products. They will be part of a dynamic and innovative team, working in a collaborative and technically rewarding environment at the forefront of semiconductor technology.