Staff Design Verification Engineer

Lattice Semiconductor

George Town

On-site

MYR 180,000 - 300,000

Full time

6 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Lattice Semiconductor in Malaysia is seeking an experienced verification engineer to lead the verification of FPGA/ASIC IPs, subsystems, and SoCs. You will define strategies, supervise sign-off, and mentor junior engineers.

The role requires deep SystemVerilog/UVM expertise, strong debugging skills, and the ability to collaborate across RTL, firmware, and program management to ensure on-time, high-quality silicon delivery.

Qualifications

  • Bachelor's or Master's degree in Electrical/Electronic Engineering, Computer Engineering, or related field.
  • ,

Responsibilities

  • Lead verification planning, execution, and sign-off for complex FPGA/ASIC IPs, subsystems, and SoC-level designs.
  • Define verification methodologies, test strategies, coverage goals, and closure criteria for project deliverables.
  • Architect and develop SystemVerilog/UVM verification environments, reusable verification components, scoreboards, assertions, and coverage models.
  • Drive verification closure through functional coverage, code coverage, regression analysis, and risk assessments.
  • Lead debug of complex RTL, integration, low-power, timing, and gate-level simulation issues.
  • Collaborate with architects, RTL designers, validation engineers, firmware teams, and program managers to ensure successful product execution.
  • Provide technical leadership for verification methodologies, automation, infrastructure, and best practices across projects.
  • Mentor and guide verification engineers, perform design and verification reviews, and drive team technical excellence.
  • Support silicon bring-up, failure analysis, and root-cause investigations as required.
  • Drive continuous improvements in verification productivity, quality, and reusability.

Skills

SystemVerilog
UVM
Assertion-based verification
Constrained-random verification
Coverage-driven verification
Python
Perl
Shell
Strong debugging
Cross-functional collaboration

Education

Bachelor's or Master's in Electrical/Electronic Engineering or Computer Engineering

Job description

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities
Job Description
  • Lead verification planning, execution, and sign-off for complex FPGA/ASIC IPs, subsystems, and SoC-level designs.
  • Define verification methodologies, test strategies, coverage goals, and closure criteria for project deliverables.
  • Architect and develop advanced SystemVerilog/UVM verification environments, reusable verification components, scoreboards, assertions, and coverage models.
  • Drive verification closure through functional coverage, code coverage, regression analysis, and risk assessments.
  • Lead debug of complex RTL, integration, low-power, timing, and gate-level simulation issues.
  • Collaborate with architects, RTL designers, validation engineers, firmware teams, and program managers to ensure successful product execution.
  • Provide technical leadership for verification methodologies, automation, infrastructure, and best practices across projects.
  • Mentor and guide verification engineers, perform design and verification reviews, and drive team technical excellence.
  • Support silicon bring-up, failure analysis, and root-cause investigations as required.
  • Drive continuous improvements in verification productivity, quality, and reusability.
Required Qualifications
  • Bachelor's or Master's degree in Electrical/Electronic Engineering, Computer Engineering, or related field.
  • 8+ years of ASIC/FPGA functional verification experience.
  • Strong expertise in SystemVerilog, UVM, and assertion-based verification.
  • Proven experience leading verification of complex IPs, subsystems, or SoCs from planning through sign-off.
  • Strong debugging skills in RTL, gate-level, and system-level verification environments.
  • Experience with constrained-random verification, coverage-driven verification, and regression management.
  • Proficiency in Python, Perl, Shell, or other scripting languages.
  • Excellent communication and cross-functional collaboration skills.
Preferred Qualifications
  • Experience with PCIe, USB, MIPI CSI/DSI, Ethernet, SerDes, USB, or similar high-speed protocols.
  • Experience with low-power verification (UPF/CPF).
  • Experience with GLS, timing validation, and post-silicon debug.
  • Experience driving verification methodology and infrastructure improvements across multiple projects.
  • Proven ability to mentor engineers and lead technical initiatives.
Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

Malaysia

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • George Town

On-site
MYR 180,000 - 240,000
Design Verification Engineer
Design Verification Engineer

Lattice Semiconductor • George Town

On-site
MYR 60,000 - 120,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor Corp. • George Town

Hybrid
MYR 120,000 - 180,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor Corp. • Malaysia

Hybrid
MYR 120,000 - 180,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Malaysia • Malaysia

On-site
MYR 180,000 - 260,000
Staff Design Verification Engineer
Staff Design Verification Engineer

Lattice Semiconductor Corp. • George Town

Hybrid
MYR 180,000 - 300,000
Design Verification Engineer
Design Verification Engineer

Lattice Malaysia • Malaysia

On-site
MYR 60,000 - 100,000
Design Verification Engineer
Design Verification Engineer

Lattice Semiconductor Corp. • George Town

Hybrid
MYR 89,000 - 156,000
Integration Design Engineer
Integration Design Engineer

Lattice Semiconductor • George Town

On-site
MYR 120,000 - 160,000
Staff Applications Engineer
Staff Applications Engineer

Lattice Semiconductor • George Town

On-site
MYR 180,000 - 260,000