Design Verification Engineer

Lattice Semiconductor

George Town

Presencial

MYR 60 000 - 120 000

Tempo integral

Há 6 dias
Torna-te num dos primeiros candidatos

Uma candidatura completa num minuto

Currículo e carta de apresentação personalizados, prontos a enviar.

Ultrapassa os filtros ATS

Resumo da oferta

Lattice Semiconductor in Penang, Malaysia is seeking a verification engineer to verify IP blocks and full-chip FPGA/ASIC designs. You will define test plans and develop SystemVerilog/UVM testbenches to ensure robust design validation.

Collaborate with architects, RTL designers, and automation engineers to improve coverage and sign off. A Bachelor's degree in Electronic Engineering and at least 2 years in semiconductors are required, with experience in Ethernet, PCIe, DDR, and related FPGA

Qualificações

  • Bachelor's degree in Electronic Engineering or related field (required).
  • 2+ years of semiconductor or related industry experience.
  • Experience with SystemVerilog, UVM, constrained-random verification, and assertion-based methodologies is highly desirable.

Responsabilidades

  • Verify various IP blocks and full-chip FPGA/ASIC designs.
  • Define test plans and develop SystemVerilog/UVM testbenches and test content.
  • Debug failures and run regressions to deliver high-quality design validation.
  • Work closely with architects, RTL designers, DFX engineers, and automation engineers to ensure robust verification coverage and quality signoff.

Conhecimentos

SystemVerilog/UVM
Constrained-random verification
Assertion-based methodologies
Ethernet
PCIe
DDR
Video IP

Formação académica

Bachelor's degree in Electronic Engineering or related field

Descrição da oferta de emprego

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities
Job Description
  • Verify various IP blocks and full-chip FPGA/ASIC designs.
  • Define test plans and develop SystemVerilog/UVM testbenches and test content.
  • Debug failures and run regressions to deliver high-quality design validation.
  • Work closely with architects, RTL designers, DFX engineers, and automation engineers to ensure robust verification coverage and quality signoff.
Qualifications
  • Bachelor's degree in Electronic Engineering or related field.
  • Minimum 2 years of semiconductor or related industry experience.
  • Familiarity with protocols such as Ethernet, PCIe, JESD, CPRI, DDR, Video IP, and FPGA technologies.
  • Experience in test planning, testbench development, stimulus generation, reference models, assertion-based verification, and functional coverage.
  • Experience with SystemVerilog, UVM, constrained-random verification, and assertion-based methodologies is highly desirable.
Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

Malaysia

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS.

At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

Staff Design Verification Engineer
Staff Design Verification Engineer

Lattice Semiconductor • George Town

Presencial
MYR 180 000 - 300 000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • George Town

Presencial
MYR 180 000 - 240 000
Design Verification Engineer
Design Verification Engineer

Lattice Malaysia • Malásia

Presencial
MYR 60 000 - 100 000
Design Verification Engineer
Design Verification Engineer

Lattice Semiconductor Corp. • George Town

Híbrido
MYR 89 000 - 156 000
Integration Design Engineer
Integration Design Engineer

Lattice Semiconductor • George Town

Presencial
MYR 120 000 - 160 000
Design Engineer
Design Engineer

Lattice Semiconductor • Penang

Presencial
MYR 67 000 - 123 000
Design Engineer
Design Engineer

Lattice Malaysia • Malásia

Presencial
MYR 60 000 - 90 000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Malaysia • Malásia

Presencial
MYR 180 000 - 260 000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor Corp. • George Town

Híbrido
MYR 120 000 - 180 000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor Corp. • Malásia

Híbrido
MYR 120 000 - 180 000